MODULAR INTERCONNECT CIRCUIT NETWORK FOR MULTI-CHANNEL TRANSCEIVER CLOCK SIGNALS

Title:

MODULAR INTERCONNECT CIRCUIT NETWORK FOR MULTI-CHANNEL TRANSCEIVER CLOCK SIGNALS

Document Type and Number:

Japanese Patent JP2007027756

Kind Code:

A

Abstract:

To improve preferably a clock interconnecting circuit network or a clock distributing circuit network.

Disclosed is a circuit network for distributing clock signals (reference clock signals, for example) among a plurality of blocks (20-0 to 20-4) in the circuit network. Each block can include reference clock source circuit networks (60, 62) and reference clock utilization circuit network. Each block can include a module of identical or substantially identical clock-signal distributing circuit network. The module can (1) receive signals from the source circuit network in the block, (2) apply a given number of clock signals to the utilization circuit network in the block, and (3) connect to the similar module in each of one or more adjacent blocks.

Inventors:

HOANG TIM T
SHUMARAYEV SERGEY Y

Application Number:

JP2006194956A

Publication Date:

February 01, 2007

Filing Date:

July 14, 2006

Export Citation:

Click for automatic bibliography generation Help

Assignee:

ALTERA CORP

International Classes:

H01L21/82; G06F1/10; H01L21/822; H01L27/04; H03K19/177

Attorney, Agent or Firm:

Hidesaku Yamamoto
Takaaki Yasumura
Natsuki Morishita

Previous Patent: MSM BINARY SWITCH MEMORY DEVICE

Next Patent: MAGNETIC MEMORY ARRAY AND METHOD OF MANUFACTURING THE SAME