Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PACKET SWITCHING SYSTEM
Document Type and Number:
Japanese Patent JPS6342540
Kind Code:
A
Abstract:

PURPOSE: To quickly transfer packet data by assigning plural time slot groups, each of which consists of a certain number of time slots, to line circuit groups for packet switching.

CONSTITUTION: Plural line circuits PLC are divided into Knumber of line circuit groups, and N-number of time slot groups each of which consists of M-number of time slots are provided in a data frame on a common data bus. Each line circuit PLC is connected to two control busses C1 and C2 connected to an arbiter circuit 2. In this constitution, each line circuit PLC uses one bit of the assigned time slot of the control bus to request the use of the time slot group, and the arbiter circuit 2 checks whether collision occurs or not only in the line circuit group, to which this line circuit belongs, and uses one bit of the time slot of the control bus to return the use permission of the time slot group whose use right the line circuit group has.


Inventors:
TAKAHASHI IKUHIRO
TSURUTA KAZUMOTO
Application Number:
JP18637886A
Publication Date:
February 23, 1988
Filing Date:
August 08, 1986
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
NIPPON ELECTRIC ENG
International Classes:
H04Q11/04; H04L12/64; (IPC1-7): H04L11/20; H04Q11/04
Attorney, Agent or Firm:
Shin Uchihara