Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PARITY CHECK SYSTEM
Document Type and Number:
Japanese Patent JPS6091466
Kind Code:
A
Abstract:

PURPOSE: To simplify the correction of a control program by providing the information in response to data to decide whether a parity check should be carried out when the data is delivered.

CONSTITUTION: ROMs R1 and R2 can store N words with one word defined as 8 bits respectively, and the control data are produced for each word. The ROMR2 contains parity bits B1WBN equivalent to a bit and enable bits E1WEN in response to each word. The control data stored in the ROMR1 is sent to a procesfor M as well as to a parity checker P. The parity information on bits B1WBN which are read out of the ROMR2 are sent to the checker P. While the enable information given from bits E1WEN are applied to an AND circuit A via an inverter I. The output of the checker P is supplied to the processor M via the circuit A.


Inventors:
SEKINE KOUICHI
Application Number:
JP19863083A
Publication Date:
May 22, 1985
Filing Date:
October 24, 1983
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
G06F9/22; G06F11/10; G06F11/28; G06F12/16; (IPC1-7): G06F9/06; G06F9/22; G06F11/08
Domestic Patent References:
JPS5360126A1978-05-30
JPS5317037A1978-02-16
Attorney, Agent or Firm:
Koshiro Matsuoka



 
Previous Patent: Linear actuator

Next Patent: TESTER FOR PERIPHERAL DEVICE