Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PRESET COUNTER
Document Type and Number:
Japanese Patent JPH11225065
Kind Code:
A
Abstract:

To provide the preset counter that realizes a function of a 2-stage setting preset counter by using a 1-stage transistor output circuit and a relay output circuit.

This preset counter is provided with a RAM 13 that stores a count and a prediction setting value and with a CPU 11 that drives a transistor output circuit 17 when the count and the predicted setting value reach a prescribed 1st relation and drives a relay output circuit 18 when the count and the predicted setting value reach a prescribed 2nd relation.


Inventors:
SHIRAISHI MAMORU
Application Number:
JP2457598A
Publication Date:
August 17, 1999
Filing Date:
February 05, 1998
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
KOYO ELECTRONICS IND CO
International Classes:
H03K21/08; H03K23/66; (IPC1-7): H03K21/08; H03K23/66
Attorney, Agent or Firm:
Muneharu Sasaki (3 outside)



 
Previous Patent: FREQUENCY DIVISION CIRCUIT

Next Patent: SIGNAL GENERATOR