To provide a semiconductor device capable of forming a bump highly reliable in bonding by suppressing a side etching phenomenon in a base layer immediately beneath the bump, and to provide a semiconductor manufacturing method.
The semiconductor manufacturing method includes: a process for forming a plurality of projections on a substrate surface which comprises a pad 32 for forming the bump, and a surface wiring 33 and/or a pad 34 for wire bonding; a process for forming a bump base layer 39; a process for forming bump electrodes 40, 41 on the pad 32 for forming the bump via the bump base layer 39; and a process for dissolving and removing the bump base layer 39 with the electrode 40 as a mask. In the process for forming the projections 32, 33, 34; the pad 32 for forming the bump is formed to be higher than the other projections 33, 34. In the process for dissolving and removing the bump base layer 39, processing is performed by allowing the height of the level of a solution L to be lower than that of the pad 32 for forming the bump with respect to the substrate surface S.
JP2012009909 | MOUNTING METHOD AND MOUNTING DEVICE OF ELECTRONIC COMPONENT |
JPH04113438 | [Title of the device] Wire Bonder |
JP2006179722 | CONTACT-BONDING HEAD AND CONTACT-BONDING DEVICE |
JP2004193456A | 2004-07-08 | |||
JP2004158758A | 2004-06-03 | |||
JP2006073862A | 2006-03-16 | |||
JP2001168126A | 2001-06-22 | |||
JP2003514380A | 2003-04-15 | |||
JP2006173345A | 2006-06-29 | |||
JPH05144816A | 1993-06-11 | |||
JP2001257210A | 2001-09-21 | |||
JP2004349536A | 2004-12-09 |
WO2000055898A1 | 2000-09-21 |
Ori Akira
Yasuo Iisaka
Next Patent: MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE