Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
データを転送するための推論的アービトレーション(Speculative Arbitration)を提供するシステムと方法
Document Type and Number:
Japanese Patent JP3635634
Kind Code:
B2
Abstract:
A system and method for optimizing the amount of time it takes for a requestor (device) to receive data from a memory storage unit in a multi-requestor bus environment. The present invention provides a unidirectional response signal, referred to as an early warning signal, sent from a memory storage unit to a device, sometime after that device has executed a fetch request for data, to alert the device that the data is forthcoming. This early warning signal allows the device to arbitrate for the data bus so that when the data arrives, the device will have exclusive ownership of the data bus to accept the data immediately. The present invention comprises a main memory, a cache memory, one or more processor modules, one or more I/O modules, and an early warning bus. The cache memory is connected to the main memory via an interface bus. The processor modules are connected to the cache memory via a processor interface bus. The I/O modules are connected to the main memory via an I/O interface bus. Both the processor modules and the I/O modules include means for requesting a data unit from the main memory. The early warning bus is connected between the main memory, the cache memory, and the I/O module.

Inventors:
Baumann Mitchell A.
Schweiner Joseph S.
Calvest Land Donald Earl.
Morrisy Douglas E.
Application Number:
JP2000519362A
Publication Date:
April 06, 2005
Filing Date:
November 04, 1998
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
Unisys Corporation
International Classes:
G06F12/08; G06F13/16; G06F13/362; G06F15/167; G06F13/18; (IPC1-7): G06F13/18; G06F12/08; G06F13/362; G06F15/167
Domestic Patent References:
JP9128325A
JP9128346A
JP5197671A
JP60140451A
JP6149730A
JP8263428A
JP2019954A
JP53116038A
Attorney, Agent or Firm:
Yoshikazu Tani
Kazuo Abe