To provide a transmitter-receiver for IP packets for transmitting/receiving a video and audio signal through an IP network that eliminates a fact that the utilizing rate of a memory and a bus used by a network interface and a CPU decides the performance limit of the transmitter-receiver itself.
A memory having a plurality of input output ports (e.g. a dual port memory 104) or an FIFO memory divides congested data delivered through input/ output ports and a bus 102 for a memory. Further, a CPU 101 processes IP packets carrying the video and audio signal differently from the other IP packets. Moreover, utilizing an encoder or decoder 107 to decompose/generate the IP packets reduces the processing load imposed on the CPU 101 without using the CPU 101 for the purpose.
HIGASHIDA MASAAKI
MORIOKA YOSHIHIRO
Next Patent: SOLID-STATE IMAGING APPARATUS AND NOISE REDUCING AND DEFECTIVE PIXEL CORRECTING CIRCUIT