ARITHMETIC DECODING DEVICE, IMAGE DECODING DEVICE, ARITHMETIC CODING DEVICE, IMAGE CODING DEVICE, AND ARITHMETIC DECODING METHOD

WIPO Patent Application WO/2013/065702

A1

　The present invention reduces throughput while maintaining high coding efficiency. This arithmetic decoding device is provided with a syntax decoding means for decoding each of at least a first syntax and a second syntax, which specify transform coefficients, by arithmetic decoding that uses a context and arithmetic decoding that does not use the context. The syntax decoding means at least includes: not decoding the first syntax, and decoding the second syntax by arithmetic decoding that does not use the context; and decoding the first syntax by arithmetic decoding that uses the context, and decoding the second syntax by arithmetic decoding that does not use the context.

IKAI TOMOHIRO
YASUGI YUKINOBU
YAMAMOTO TOMOYUKI
TSUKUBA TAKESHI

PCT/JP2012/078086

May 10, 2013

October 31, 2012

Click for automatic bibliography generation  

SHARP KK (JP)
IKAI TOMOHIRO
YASUGI YUKINOBU
YAMAMOTO TOMOYUKI
TSUKUBA TAKESHI

H04N7/30

RECOMMENDATION ITU-T H.264 ADVANCED VIDEO CODING FOR GENERIC AUDIOVISUAL SERVICES, March 2010 (2010-03-01), pages 7.3.5.3.3, XP017467855
BENJAMIN BROSS ET AL.: "WD4: Working Draft 4 of High-Efficiency Video Coding", JOINT COLLABORATIVE TEAM ON VIDEO CODING (JCT-VC) OF ITU-T SG16 WP3 AND ISO/IEC JTC1/SC29/WG11 6TH MEETING, 28 October 2011 (2011-10-28), TORINO, IT, XP030009800

YONETSU, Kiyoshi et al. (JP)
Kiyoshi Yonezu (JP)

View/Download PDF      PDF Help

Previous Patent: SEAL STRUCTURE

Next Patent: X-RAY HIGH VOLTAGE APPARATUS AND METHOD OF OPERATION THEREOF