BIAS CIRCUIT AND SIGNAL PROCESSING CIRCUIT PROVIDED WITH SAME

WIPO Patent Application WO/2010/103598

A1

A bias circuit is provided with a first voltage generating section (7) having characteristics of generating, with a high accuracy, a bias voltage of a predetermined constant value with a large power consumption, and a second voltage generating section (9) which generates, with a lower accuracy compared with the first voltage generating section, a bias voltage of a predetermined constant value with a power consumption lower than that of the first voltage generating section. The first voltage generating section and the second voltage generating section are connected in parallel, and output a constant bias voltage to a common bias voltage output terminal. The voltage generating sections are controlled such that the first voltage generating section outputs the bias voltage in the operating state, and in the standby state, the first voltage generating section stops the output and the second voltage generating section outputs the bias voltage. The bias circuit meets the demand for reduction of power consumption in the standby state without increasing the time required before having the bias voltage in the normal state when the state is switched from the standby state to the operating state.

NAKAYAMA KAZUYA
MASAI SHIGEO
YAMASAKI SHUYA

PCT/JP2009/006983

September 16, 2010

December 17, 2009

Click for automatic bibliography generation  

PANASONIC CORP (JP)
NAKAYAMA KAZUYA
MASAI SHIGEO
YAMASAKI SHUYA

H03F1/02

JP2001117650A	2001-04-27
JPH10224158A	1998-08-21
JP2007036486A	2007-02-08
JP2003054324A	2003-02-26
JP2000013331A	2000-01-14
JPH06168038A	1994-06-14

IKEUCHI SATO & PARTNER PATENT ATTORNEYS (JP)
Patent business corporation Ikeuchi and Sato and partners (JP)

View/Download PDF      PDF Help

Previous Patent: SEMICONDUCTOR DEVICE

Next Patent: THERMAL PROTECTOR