Title:
COATING MATERIAL SUPPLY LINE FOR DF COATER AND COATING MATERIAL SUPPLY METHOD FOR DF COATER
Document Type and Number:
WIPO Patent Application WO/2012/020477
Kind Code:
A1
Abstract:
A coating material supply line for a DF coater and coating material supply method for a DF coater are provided which do not cause streak defects on the coating film of base materials. The coating material supply line for a DF coater supplies a coating material onto a DF coater head (11), the head being equipped with a nozzle (40) that allows the coating material (Q) to flow downward in a curtain film shape, wherein a flushing water open/close valve (21a) is provided on the upstream side of the DF coater head (11). This flushing water open/close valve (21a) supplies flushing water (W) to the nozzle (40) instead of the coating material (Q). During the initial stage in which the coating material (Q) is allowed to flow downward in a curtain film shape from the nozzle (40), the flushing water open/close valve (21a) opens, supplying flushing water (W) to the DF coater head (11).
Inventors:
KATANO TOSHIHIRO (JP)
KOHNO HIROYUKI (JP)
HIRANO AKIO (JP)
SASA TADASHI (JP)
ISHIZUKA KATSUMI (JP)
KOHNO HIROYUKI (JP)
HIRANO AKIO (JP)
SASA TADASHI (JP)
ISHIZUKA KATSUMI (JP)
Application Number:
PCT/JP2010/063578
Publication Date:
February 16, 2012
Filing Date:
August 10, 2010
Export Citation:
Assignee:
VOITH PATENT GMBH (DE)
KATANO TOSHIHIRO (JP)
KOHNO HIROYUKI (JP)
HIRANO AKIO (JP)
SASA TADASHI (JP)
ISHIZUKA KATSUMI (JP)
KATANO TOSHIHIRO (JP)
KOHNO HIROYUKI (JP)
HIRANO AKIO (JP)
SASA TADASHI (JP)
ISHIZUKA KATSUMI (JP)
International Classes:
B05C5/00; B05D1/30; D21H23/48
Foreign References:
JP2001087698A | 2001-04-03 | |||
JPH11276973A | 1999-10-12 | |||
JPH11101184A | 1999-04-13 |
Attorney, Agent or Firm:
EMURA Yoshihiko et al. (JP)
Yoshihiko Emura (JP)
Yoshihiko Emura (JP)
Download PDF:
Claims:
Previous Patent: IMPEDANCE MATCHING DEVICE, AND CONTROL METHOD
Next Patent: SCHEDULER, MULTI-CORE PROCESSOR SYSTEM, AND SCHEDULING METHOD
Next Patent: SCHEDULER, MULTI-CORE PROCESSOR SYSTEM, AND SCHEDULING METHOD