Title:
DISPLAY PANEL, DISPLAY APPARATUS AND DRIVING METHOD FOR THE SAME
Document Type and Number:
WIPO Patent Application WO/2018/157634
Kind Code:
A1
Abstract:
A display panel comprises an array substrate (10) comprising a first substrate (11), a gate line (12), a data line (13), and a thin film transistor (14) with a gate electrode (141), a source electrode (142) and a drain electrode (143) on a surface of the first substrate (11); and a plurality of sub-pixel regions (16) on the array substrate (10) defined by the gate line (12) and the data line (13); and an opposite substrate (20) comprising a second substrate (21), a plurality of additional electrodes (22) arranged on a side of the second substrate (21) facing the array substrate (10); at least on sub-pixel region (16) comprises at least one of: a first overlap region (31) at an intersection region by the gate line (12) and the data line (13), a second overlap region (32) defined by an overlapping region between the gate electrode (141) and the source electrode (142), or a third overlap region (33) defined by an overlapping region between the gate electrode (141) and the drain electrode (143); and an orthographic projection of the additional electrodes (22) on the first substrate (11) substantially overlaps with orthographic projections of at least one of the first overlap region (31), the second overlap region (32), or the third overlap region (33) on the first substrate (11).
More Like This:
Inventors:
ZHAO NA (CN)
DENG LIYUN (CN)
XU XUFEI (CN)
ZHAN JIANYING (CN)
YANG LIJUAN (CN)
DENG LIYUN (CN)
XU XUFEI (CN)
ZHAN JIANYING (CN)
YANG LIJUAN (CN)
Application Number:
PCT/CN2017/113077
Publication Date:
September 07, 2018
Filing Date:
November 27, 2017
Export Citation:
Assignee:
BOE TECHNOLOGY GROUP CO LTD (CN)
HEFEI BOE OPTOELECTRONICS TECH (CN)
HEFEI BOE OPTOELECTRONICS TECH (CN)
International Classes:
G02F1/13; G09G3/36
Foreign References:
| US6970221B1 | 2005-11-29 | |||
| US20060139526A1 | 2006-06-29 | |||
| CN101872096A | 2010-10-27 | |||
| CN102790093A | 2012-11-21 | |||
| CN201788341U | 2011-04-06 | |||
| US6970221B1 | 2005-11-29 | |||
| US20040160560A1 | 2004-08-19 | |||
| US20070052899A1 | 2007-03-08 |
Other References:
See also references of EP 3590006A4
Attorney, Agent or Firm:
TEE & HOWE INTELLECTUAL PROPERTY ATTORNEYS (CN)
Download PDF:
Previous Patent: SHOCK ABSORBER, PAN-TILT AND UNMANNED AERIAL VEHICLE
Next Patent: TEST CIRCUIT AND CHIP
Next Patent: TEST CIRCUIT AND CHIP