Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
LOSS-OF-LOCK DETECTION SYSTEM AND METHOD FOR PHASE-LOCKED LOOP
Document Type and Number:
WIPO Patent Application WO/2017/148240
Kind Code:
A1
Abstract:
A loss-of-lock detection system for a phase-locked loop. An input clock frequency of the phase-locked loop is smaller than an output clock frequency of the phase-locked loop. The system comprises a frequency divider, a trigger, and a counter. The frequency divider uses an output clock of the phase-locked loop as a clock signal, and an output end of the frequency divider is connected to a data end of the trigger. The trigger uses an input clock of the phase-locked loop as a sampling clock, and an output end of the trigger is separately connected to a reset end of the frequency divider and a reset end of the counter. The counter uses the input clock of the phase-locked loop as a counting clock, and an output end of the counter outputs an indication signal indicating lock or loss of lock.

Inventors:
GU CHUNJIE (CN)
CHEN YONGMING (CN)
WANG RENQIAO (CN)
YANG SHUO (CN)
Application Number:
PCT/CN2017/072902
Publication Date:
September 08, 2017
Filing Date:
February 04, 2017
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
ZTE CORP (CN)
International Classes:
H03L7/183
Foreign References:
CN101399541A2009-04-01
CN1801623A2006-07-12
US6762631B12004-07-13
Attorney, Agent or Firm:
BEYOND ATTORNEYS AT LAW (CN)
Download PDF: