Title:
MEMORY CARD AND DATA WRITE METHOD
Document Type and Number:
WIPO Patent Application WO/2007/116476
Kind Code:
A1
Abstract:
When a write command and data is transferred from a host apparatus (2), a memory controller
(4) writes the data in an arbitrary erased block of a memory card. After the data
write, the host apparatus (2) transfers a second write command and data. The
memory controller (4) judges if the last address of the data transferred first
is continued to the first address of the transferred data determined by the second
write command. If the addresses are continuous, the second transferred data
is written continuously with the first transferred data. After the data write,
copying is performed.
Inventors:
TAKASUKA SATORU (JP)
MATSUMURA KENZO (JP)
FURIHATA NOBUYOSHI (JP)
ONUKI YUICHIRO (JP)
KAINUMA HIDEYUKI (JP)
MATSUMURA KENZO (JP)
FURIHATA NOBUYOSHI (JP)
ONUKI YUICHIRO (JP)
KAINUMA HIDEYUKI (JP)
Application Number:
PCT/JP2006/306871
Publication Date:
October 18, 2007
Filing Date:
March 31, 2006
Export Citation:
Assignee:
HITACHI ULSI SYS CO LTD (JP)
TAKASUKA SATORU (JP)
MATSUMURA KENZO (JP)
FURIHATA NOBUYOSHI (JP)
ONUKI YUICHIRO (JP)
KAINUMA HIDEYUKI (JP)
TAKASUKA SATORU (JP)
MATSUMURA KENZO (JP)
FURIHATA NOBUYOSHI (JP)
ONUKI YUICHIRO (JP)
KAINUMA HIDEYUKI (JP)
International Classes:
G06F12/00; G06K19/07
Domestic Patent References:
WO2005041207A2 | 2005-05-06 |
Foreign References:
JP2005222228A | 2005-08-18 | |||
JP2002324008A | 2002-11-08 | |||
JP2002032256A | 2002-01-31 | |||
JPH08171622A | 1996-07-02 |
Attorney, Agent or Firm:
TSUTSUI, Yamato (6th Floor Kokusai Chusei Kaikan,14, Gobancho, Chiyoda-ku, Tokyo 76, JP)
Download PDF: