METHOD AND APPARATUS FOR UPDATING AN ERROR-CORRECTING CODE DURING A PARTIAL LINE STORE

WIPO Patent Application WO2002086720

A3

One embodiment of the present invention provides a system that updates an error-correcting code for a line when only a portion of the line is updated during a store operation. The system operates by receiving the store operation, wherein the store operation includes new data to be stored to the portion of the line, as well as an address of the portion of the line. Next, the system reads old data for the portion of the line from the address, and then stores the new data to the portion of the line at the address. The system also updates the existing error-correcting code for the line to reflect the new data. This involves calculating a new error-correcting code for the line from the existing error-correcting code, the old data and the new data. The system then replaces the existing error-correcting code with the new error-correcting code.

WO/2023/212478	SYSTEM AND METHOD FOR IDENTITY VERIFICATION
WO/1998/043426	BROADCAST AND RECEPTION SYSTEM, AND CONDITIONAL ACCESS SYSTEM THEREFOR

CHAUDHRY SHAILENDER
TREMBLAY MARC

PCT/US2002/012026

January 08, 2004

April 17, 2002

Click for automatic bibliography generation  

SUN MICROSYSTEMS INC (US)

G06F11/08; G06F11/10; G11C11/413; G11C11/419; G11C29/00; (IPC1-7): G06F11/10; G11C11/413; G11C11/419

DE3942150A1	1991-06-27
US4335459A	1982-06-15
EP0743601A2	1996-11-20

PATENT ABSTRACTS OF JAPAN vol. 1998, no. 06 30 April 1998 (1998-04-30)
"CACHING MECHANISM FOR 32-BIT ECC WITH VARIABLE SYSTEM DATA BLOCK SIZE", IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 37, no. 1, 1994, pages 369 - 372, XP000428812, ISSN: 0018-8689

View/Download PDF      PDF Help

Previous Patent: IMPROVED ERROR CORRECTION SCHEME FOR USE IN FLASH MEMORY ALLOWING BIT ALTERABILITY

Next Patent: FAULT CLASSIFICATION SYSTEM AND METHOD