METHOD FOR MANUFACTURING ARRAY SUBSTRATE, INTERMEDIATE ARRAY SUBSTRATE PRODUCT, AND ARRAY SUBSTRATE

Title:

METHOD FOR MANUFACTURING ARRAY SUBSTRATE, INTERMEDIATE ARRAY SUBSTRATE PRODUCT, AND ARRAY SUBSTRATE

Document Type and Number:

WIPO Patent Application WO/2019/041880

Kind Code:

A1

Abstract:

An array substrate manufacturing method includes forming a plurality of first lead lines, a plurality of pixel electrodes (1), and a plurality of connecting lines (5) over a substrate (9). Each first lead line is insulated from any pixel electrode (1), and each connecting line (5) is insulated from any first lead line and is configured to electrically couple at least two pixel electrodes (1) such that a set of pixel electrodes (1) electrically coupled by each set of connecting lines (5) substantially form an equivalent lead line (S100). The method further includes detecting whether there is a short circuit between one equivalent lead line and a first lead line (S200), and severing each of the plurality of connecting lines (5) such that any two of the plurality of pixel electrodes (1) are not electrically coupled (S300).

More Like This:

JP3672302	ARRAY SUBSTRATE FOR LIQUID CRYSTAL DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
WO2000036666	METHOD FOR PRINTING OF TRANSISTOR ARRAYS ON PLASTIC SUBSTRATES
JP2003107523	LIQUID CRYSTAL DISPLAY DEVICE

Inventors:

JIA YUKUN (CN)
WANG NIANNIAN (CN)
WANG MIAO (CN)
FAN DALIN (CN)
YANG FAN (CN)
ZHANG GE (CN)
FENG ZONGRUI (CN)

Application Number:

PCT/CN2018/086278

Publication Date:

March 07, 2019

Filing Date:

May 10, 2018

Export Citation:

Click for automatic bibliography generation Help

Assignee:

BOE TECHNOLOGY GROUP CO LTD (CN)
CHONGQING BOE OPTOELECTRONICS TECH CO LTD (CN)

International Classes:

G02F1/1362

Foreign References:

CN104965325A	2015-10-07
CN106169482A	2016-11-30
CN104916650A	2015-09-16
US20070096768A1	2007-05-03
US20090322978A1	2009-12-31
US20040001176A1	2004-01-01

Other References: