Title:
PIXEL CIRCUIT, DISPLAY PANEL AND DISPLAY APPARATUS
Document Type and Number:
WIPO Patent Application WO/2022/082751
Kind Code:
A1
Abstract:
A pixel circuit, a display panel and a display apparatus. A gate electrode of a data writing transistor (M3) is electrically connected to a first scanning line (G1), a first electrode of the data writing transistor (M3) is electrically connected to a data line (DA), and a second electrode of the data writing transistor (M3) is electrically connected to a first electrode of a driving transistor (M0); a gate electrode of a threshold compensation transistor (M2) is electrically connected to a second scanning line (G2), a first electrode of the threshold compensation transistor (M2) is electrically connected to a gate electrode of the driving transistor (M0), and a second electrode of the threshold compensation transistor (M2) is electrically connected to a second electrode of the driving transistor (M0); a compensation circuit (10) is electrically connected to the gate electrode of the driving transistor (M0); and a light emission control circuit (20) is respectively electrically connected to a first power supply end (VDD), the first electrode and the second electrode of the driving transistor (M0), and a first electrode of a light emitting device (L), and is configured to be controlled by a signal of a light emission control line (EM) to connect the first power supply end (VDD) to the first electrode of the driving transistor (M0), and to connect the second electrode of the driving transistor (M0) to the first electrode of the light emitting device (L), so as to drive the light emitting device (L) to emit light.
Inventors:
WANG LI (CN)
YIN XINSHE (CN)
YIN XINSHE (CN)
Application Number:
PCT/CN2020/123332
Publication Date:
April 28, 2022
Filing Date:
October 23, 2020
Export Citation:
Assignee:
BOE TECHNOLOGY GROUP CO LTD (CN)
International Classes:
G09G3/32
Foreign References:
| US20190362673A1 | 2019-11-28 | |||
| CN1933688A | 2007-03-21 | |||
| CN111724733A | 2020-09-29 | |||
| CN108777132A | 2018-11-09 | |||
| CN110111742A | 2019-08-09 | |||
| CN111754939A | 2020-10-09 | |||
| CN111754941A | 2020-10-09 | |||
| CN111179859A | 2020-05-19 |
Attorney, Agent or Firm:
TDIP & PARTNERS (CN)
Download PDF:
Previous Patent: ARCITECTURE, STRUCTURE, METHOD AND MEMORY ARRAY FOR 3D FeRAM
Next Patent: DMF RECYCLING METHOD
Next Patent: DMF RECYCLING METHOD