Title:
SEMICONDUCTOR OPTICAL ELEMENT ARRAY
Document Type and Number:
WIPO Patent Application WO/2024/029553
Kind Code:
A1
Abstract:
Provided is a semiconductor optical element array comprising: a semiconductor substrate; a mask layer that is disposed on a principal surface of the semiconductor substrate, and that has an opening; a nano-column that is a columnar crystal of a group-III nitride semiconductor, and that extends in a thickness direction from the semiconductor substrate through the opening; a light-emitting layer that is disposed at a distal end of the nano-column; and a covering semiconductor layer that covers the light-emitting layer, and that includes a semiconductor. The semiconductor optical element array has a pixel that includes a plurality of the nano-columns. In the pixel, the sizes of the nano-columns either increase in a stepwise manner or continuously, or decrease in a stepwise manner or continuously from the center toward the outer periphery.
Inventors:
YUSA SATOSHI (JP)
KISHINO KATSUMI (JP)
KISHINO KATSUMI (JP)
Application Number:
PCT/JP2023/028233
Publication Date:
February 08, 2024
Filing Date:
August 02, 2023
Export Citation:
Assignee:
DAINIPPON PRINTING CO LTD (JP)
SOPHIA SCHOOL CORP (JP)
SOPHIA SCHOOL CORP (JP)
International Classes:
H01L33/08; G09F9/33; H01L33/20; H01L33/32
Foreign References:
| JP2019029522A | 2019-02-21 | |||
| US20210098648A1 | 2021-04-01 | |||
| JP2020161620A | 2020-10-01 | |||
| JP2021072302A | 2021-05-06 | |||
| US20130313517A1 | 2013-11-28 | |||
| US20190319430A1 | 2019-10-17 |
Attorney, Agent or Firm:
YAMASHITA, Akihiko et al. (JP)
Download PDF:
Previous Patent: INSPECTION METHOD, INSPECTION DEVICE, AND PROGRAM
Next Patent: TERMINAL, MANAGEMENT SYSTEM, AND MANAGEMENT METHOD
Next Patent: TERMINAL, MANAGEMENT SYSTEM, AND MANAGEMENT METHOD