SPIN-WAVE-UNIT-BASED IN-MEMORY COMPUTING ARRAY STRUCTURE AND CONTROL METHOD THEREFOR

Title:

SPIN-WAVE-UNIT-BASED IN-MEMORY COMPUTING ARRAY STRUCTURE AND CONTROL METHOD THEREFOR

Document Type and Number:

WIPO Patent Application WO/2024/040699

Kind Code:

A1

Abstract:

Disclosed in the present application are a spin-wave-unit-based in-memory computing array structure and a control method therefor, which relate to the field of integrated circuits. The spin-wave-unit-based in-memory computing array structure comprises a plurality of in-memory computing units which are connected to one another, each in-memory computing unit comprising a spin wave unit and a transistor unit connected to the spin wave unit. Each spin wave unit comprises: a spin wave body, the spin wave body comprising a spin wave signal generation end and a spin wave signal detection end which are oppositely arranged; a first magnetic domain wall driving unit and a second magnetic domain wall driving unit which are respectively arranged on two adjacent sides of the spin wave body away from one side of the spin wave signal generation end and from one side of the spin wave signal detection end; and a magnetic domain wall in the spin wave body. The weighting in Hopfield neutral network computing reaches a preset weighting. Due to the occurrence of scattering and reflection of spin waves during a propagation process and the presence of fluctuations during magnetization of the magnetic domain walls themselves, the reliability and stability of spin electronic devices and in-memory computing are improved.

More Like This:

WO/2017/208880	SPIN-CURRENT ASSIST TYPE MAGNETORESISTANCE EFFECT DEVICE
JP4266297	Non-volatile storage
JP6637427	Magnetic elements, skyrmion memory, skyrmion memory devices, solid-state electronic devices, data recording devices, data processing devices and data communication devices

Inventors:

XING GUOZHONG (CN)
ZHAO XUEFENG (CN)
LIU MING (CN)

Application Number:

PCT/CN2022/124222

Publication Date:

February 29, 2024

Filing Date:

October 09, 2022

Export Citation:

Click for automatic bibliography generation Help

Assignee:

INST OF MICROELECTRONICS CAS (CN)

International Classes:

G11C11/16; G06N3/04; G06N3/063

Foreign References:

CN112599161A	2021-04-02
CN109308924A	2019-02-05
US20180301199A1	2018-10-18
US20160105176A1	2016-04-14

Attorney, Agent or Firm:

BEIJING ZHIDI INTELLECTUAL PROPERTY AGENCY CO., LTD (CN)

Download PDF:

View/Download PDF PDF Help

Previous Patent: SEMICONDUCTOR STRUCTURE MANUFACTURING METHOD AND SEMICONDUCTOR STRUCTURE

Next Patent: AUTOMATIC ADJUSTMENT DEVICE FOR CONVERTING LINEAR MOTION INTO ANGLE ADJUSTMENT MOTION