| Document |
Document Title |
|
WO/2019/170234A1 |
A power amplifier arrangement (100) comprises a splitter network (110), a first amplifier path (120) comprising a first input match network (121) and a first amplifier (122), a second amplifier path (130) comprising a second input match ...
|
|
WO/2019/170237A1 |
Apparatus for continuous-time chopper amplification with auto offset correction is disclosed. The apparatus comprises a continuous-time, single-stage chopper amplifier. The apparatus comprises a continuous-time, single-stage chopper ampl...
|
|
WO/2019/166465A1 |
This device (100a) for integrating an electric current (I) received on an integration node (E) comprises: - an operational amplifier (62); - an integration capacitor (64); - a circuit (105a) for modifying an output voltage (V OUT ) of th...
|
|
WO/2019/167353A1 |
This voltage control oscillator with a high power-supply voltage variation removal ratio and this voltage current conversion circuit of the voltage control oscillator make it possible to have low voltage operations. A cascode-connected t...
|
|
WO/2019/167467A1 |
A moisture amount detection apparatus (1) is provided with: a light source unit (10) that applies, toward an object (2), light flashing at a predetermined frequency; a light reception device (130) that receives reflection light (R) resul...
|
|
WO/2019/166110A1 |
System comprising a dual-fed antenna element is designed to present 2×2 port impedances that guarantee high efficiency operation of the main- and auxiliary transistors at peak- and backed off power. The proposed solution eliminates the ...
|
|
WO/2019/163374A1 |
A biosignal measurement device (10b) comprising: a first chopper amplification circuit (52a) that has input thereto biosignals detected by a measurement electrode (51a) in contact with a living body and is chopper-controlled on the basis...
|
|
WO/2019/158518A1 |
The invention relates to a circuit for activating a potential-free amplifying or switching element, which circuit comprises a voltage source (V0), a first diode (D1) and a load output for the connection of a load (ZL). An anode of the fi...
|
|
WO/2019/158695A1 |
The present invention is directed to a RF transmit system (1) for a magnetic resonance examination system where it is intended to provide a solution for the problem of rapidly switching between operation modes of different peak power req...
|
|
WO/2019/160716A1 |
Systems and methods for generating digital currencies and converting electronic transmissions from a communication device into digital currency are provided. A communication device comprises an electronic circuit including a controller, ...
|
|
WO/2019/159323A1 |
The power divider/combiner circuit is configured such that coupled transmission lines (4-1) through (4-N) are each provided with: a first transmission line (4a-n) which is connected at one end to the other end of one impedance transforma...
|
|
WO/2019/160684A1 |
A driver system may include a first n-type field-effect transistor coupled at its non-gate terminals between an output of the driver system and a first terminal of a supply voltage and configured to drive the output when the first n-type...
|
|
WO/2019/158495A1 |
A multi-channel RF transmit system (1) especially for use in a magnetic resonance examination system comprising, a plurality of RF channels (18, 19) wherein each of the RF channels (18, 19) has an RF amplifier. The multi-channel RF trans...
|
|
WO/2019/160891A1 |
A circuit (100) includes a sensor (110) configured to receive an input signal (120) and to provide a sensor output signal (124) in response to the received input signal (120). A plurality of mirror circuits (1-N) are configured to receiv...
|
|
WO/2019/157702A1 |
Disclosed are an output power adjustment method and a related product. The method comprises: a terminal receiving a system broadcast message from a network device, and determining the actual transmit power required by the terminal, where...
|
|
WO/2019/155582A1 |
The present invention comprises: a first current source (IS11) connected to a power line supplied with a first potential; a differential input circuit (TR11, TR12) that is connected between the first current source and a first node, and ...
|
|
WO/2019/153328A1 |
The present application provides a power adjustment method and apparatus. The method comprises: acquiring a signal to be output; performing first automatic gain control (AGC) processing on the signal to be output to obtain a signal to be...
|
|
WO/2019/155601A1 |
An amplifier provided with: a circuit pattern providing a plurality of signal paths having different lengths; a plurality of pads electrically connected to the circuit pattern; a plurality of transistor cells; a plurality of transfer lin...
|
|
WO/2019/151959A1 |
In the present invention, a power amplifier system which operates at a narrow band with high power and high efficiency or at a wide band is provided. Said power amplifier system comprises at least one high power amplifier (2); at least o...
|
|
WO/2019/151992A1 |
A signal amplifier for use in a power converter includes a variable reference generator coupled to generate a reference signal in response to a dimming control signal. A variable gain circuit is coupled to receive the reference signal, t...
|
|
WO/2019/152326A1 |
A receiver front end (300) having low noise amplifiers (LNAs) is disclosed herein. A cascode having a "common source" configured input FET and a "common gate" configured output FET can be turned on or off using the gate of the output FET...
|
|
WO/2019/145597A1 |
An improved transformer based switch for PALNA applications.The transformer based switch having an input single pole port and a circuit with at least one transformer and at least one switch configured to connect portions of the transform...
|
|
WO/2019/147666A1 |
An amplifier circuit (400) includes an input port (202), an output port (204), and a reference potential port (214), an RF amplifier device (206) having an input terminal (208) electrically coupled to the input port (202), an output term...
|
|
WO/2019/146550A1 |
Provided is a power amplification circuit which reduces the impact of intermodulation distortion while minimizing increase in circuit scale. The power amplification circuit is provided with: a first amplifier which amplifies a first sign...
|
|
WO/2019/145026A1 |
A linearization device (380) is disclosed, which is configured to determine pre-distortion parameters associated with a plurality of non-linear amplifiers (331, 332, 333, 334). Each of the non-linear amplifiers is associated with one of ...
|
|
WO/2019/145903A1 |
An amplifier (1) comprises an input terminal (IIN) adapted to receive an input voltage signal (v_i) comprising a first phase (to, ti) with a trend monotonically increasing from a substantially null value to a maximum voltage value (Vmax)...
|
|
WO/2019/145803A1 |
Provided is a semiconductor device with which drive capacity can be changed as appropriate. This semiconductor device (100A) comprises first to third circuits (102, 103, 101) and a first holding circuit (SH2) that comprises a first holdi...
|
|
WO/2019/146549A1 |
Provided is a power amplification circuit that is capable of reducing the impact of intermodulation distortion while increasing power output. This power amplification circuit is provided with: a divider that divides an input signal so as...
|
|
WO/2019/141355A1 |
A power amplifier arrangement comprises a power amplifier comprising at least one transistor having a first gate and a second gate. The first gate is configured to receive a radio frequency input signal superimposed with a first control ...
|
|
WO/2019/140740A1 |
Provided in the invention is a circuit for multiplexing an MON pin of an optical receiver assembly for optical communication. Drain potential of PMOS transistors M0 and M1 in a current mirror is kept equal through utilization of a first ...
|
|
WO/2019/143854A1 |
A packaged semiconductor chip includes a power amplifier die including a semiconductor substrate, and an input contact pad, an output contact pad, first and second direct-current (DC) contact pads, one or more transistors having an input...
|
|
WO/2019/143588A1 |
An amplifier includes a differential positive input (602), a differential negative input (604), and a transistor (652). The transistor (652) is communicatively coupled to the differential positive input (602) and differential negative in...
|
|
WO/2019/142526A1 |
An amplifier circuit according to the present disclosure is provided with: a first transistor which has a drain that is connected to a first node; a second transistor which has a drain that is connected to a second node; a current source...
|
|
WO/2019/142354A1 |
The amplifier comprises: an input distribution unit having a first path and a second path that split an input signal, wherein the pass-phase of the first path is different from the pass-phase of the second path; a first amplification ele...
|
|
WO/2019/139706A1 |
A tracker circuit configured to provide a variable supply voltage to a power amplifier (PA) circuit is disclosed. The tracker circuit comprises a predefined state machine circuit comprising a plurality of states mapped in accordance with...
|
|
WO/2019/132948A1 |
A switched capacitor digital power amplifier (DPA) or a digital-to-analog converter (DAC) is disclosed. The DPA/DAC includes a plurality of switched capacitor cells connected in parallel. Each switched capacitor cell includes a capacitor...
|
|
WO/2019/133474A1 |
Certain aspects of the present disclosure generally relate to a differential amplifier implemented using a complementary metal-oxide-semiconductor (CMOS) structure. The differential amplifier generally includes a first pair of transistor...
|
|
WO/2019/132757A1 |
In one aspect, a power amplifier apparatus comprising a power amplifier (PA) and an adaptive controller is provided. The PA comprises at least one transistor and the adaptive controller is configured to control a bias voltage of the tran...
|
|
WO/2019/131162A1 |
The present feature pertains to an amplifier and a signal processing circuit with which it is possible to reduce the deterioration of signal quality. A VTC integrates error information included in an output PWM signal that is a PWM signa...
|
|
WO/2019/130608A1 |
A harmonic processing circuit (33) is provided with: a first feed line (31) that diverges from a signal line through which a signal inputted to and outputted from an amplifier (4) is transmitted; and a first setting unit (32) that is con...
|
|
WO/2019/132821A1 |
The present invention is an amplifier (100) comprising a first transistor (M1) comprising a source end connected to a first input line (150) connected to a first input signal source (201) for receiving the first half of a first input sig...
|
|
WO/2019/133381A1 |
One example device for providing wireless power includes a power supply; a power amplifier coupled to the power supply, the power amplifier comprising a first switch and a second switch coupled to the power supply and to a common switch ...
|
|
WO/2019/132193A1 |
The present invention relates to a technique for compensating for a pole-error of an integrator-transfer function in a switched-capacitor integrator circuit. The present invention is characterized by improving a signal-to-noise ratio of ...
|
|
WO/2019/132790A1 |
With the present application, a digital outphasing transmitter with high efficiency, is provided. Said outphasing transmitter comprises, at least one decomposition unit (1) for decomposing an input signal to generate a first sub-signal (...
|
|
WO/2019/122864A1 |
An electronic device comprises a speaker protection module (36) arranged to receive an audio signal (22) and to use one or more parameters relating to a loudspeaker to produce a controlled audio signal (34). An amplifier (40) is arranged...
|
|
WO/2019/121315A1 |
The disclosed scanner for detecting a decay time of light emitted by a luminescent material has a control unit operable to adapt the drive current, or the value of the drive voltage, powering its light source to accordingly adapt the int...
|
|
WO/2019/119879A1 |
A matching circuit structure for effectively suppressing the low-frequency clutter of a power amplifier (PA) of a mobile phone, falling within the technical field of radio frequency PAs. The circuit structure comprises: input terminals h...
|
|
WO/2019/126351A1 |
Configurable amplifier systems are described in which the power supply rail of a linear amplifier, e.g., a class A amplifier, is modulated by a switching amplifier, e.g., a class D amplifier, that may also be configured to operate indepe...
|
|
WO/2019/121709A1 |
An optical sensor arrangement comprises a photodiode and a converter arrangement including an integration amplifier (2), a comparator amplifier (3), an integration capacitor (CINTH) and a comparator capacitor (CCMP). An offset (offset [1...
|
|
WO/2019/122377A1 |
A variable gain amplifier for amplifying a differential pair of input voltage signals, comprising a control input for receiving a differential pair of gain control voltage signals, a differential signal input for receiving a differential...
|
