Document |
Document Title |
WO/2020/010075A1 |
Disclosed herein is a device and method for intelligently reducing power consumption in an audio amplifier in the device, and in particular Class-D amplifiers, through the use of metadata associated with settings of the playback device a...
|
WO/2020/000424A1 |
An operational amplifier, a radio frequency circuit, and an electronic device, relating to the field of communications, the operational amplifier comprising: a first amplification unit (a), a second amplification unit (b), a current sour...
|
WO/2020/006185A1 |
The present disclosure describes systems and devices for gain slope equalization in a radio frequency (RF) amplifier (200). The RF amplifier (200) may include an input stage (210) for receiving an RF signal. In conjunction with the input...
|
WO/2020/003417A1 |
This power amplifier is configured: so as to be provided with a stub (12), one end of which is connected to one end of a transmission line (11), and a coupled line (13), which is disposed in parallel with the transmission line (11) and t...
|
WO/2019/244757A1 |
This high-frequency amplification circuit (1) is provided with: an input terminal (110A) and an output terminal (100A); a transmission power amplifier (11L) that amplifies, at an amplification factor equal to or higher than a prescribed ...
|
WO/2019/239752A1 |
Provided are a semiconductor device and a sensor system capable of achieving an improvement in noise immunity. An output circuit 106a in the semiconductor device includes: input terminals 207n, 207p and an output terminal 208; an output ...
|
WO/2019/241415A1 |
Integrated Doherty power amplifiers are provided herein. In certain implementations, a Doherty power amplifier includes a carrier amplification stage that generates a carrier signal, a peaking amplification stage that generates a peaking...
|
WO/2019/241150A1 |
An apparatus includes a differential pair (100) configured to receive a differential input signal and to responsively generate an amplified output signal on a pair of output nodes, a tunable capacitance configured to adjust a high freque...
|
WO/2019/241050A1 |
A radio frequency transmitter (100) includes a digital -to-analog converter (DAC) (102), a load circuit (104), and a modulator circuit (106), The load circuit (104) is coupled to an output of the DAC (102). The modulator circuit (106) is...
|
WO/2019/233555A1 |
Systems comprising a low power Digital Predistortion (DPD) system and methods of operation thereof are disclosed herein. In some embodiments, a system comprises a DPD system for digitally predistorting an input signal to provide an outpu...
|
WO/2019/235061A1 |
This power supply device is provided with: a signal processing unit that corrects an input signal; a power supply modulation unit that modulates a power supply with use of the input signal corrected by the signal processing unit; and a p...
|
WO/2019/233176A1 |
A low-noise amplifier chip (220), a front-end amplifier module, and a radio-frequency receiver device. The low-noise amplifier chip (220) comprises a first port (P1), a first-stage amplifier circuit (110), an inter-stage matching circuit...
|
WO/2019/233217A1 |
Disclosed is a reconfigurable, low-power consumption and low-cost receiver front-end supporting multi-band and multi-mode, comprising a multi-band low-noise amplification circuit, an input end of the multi-band low-noise amplification ci...
|
WO/2019/235674A1 |
The present invention relates to a speaker driver and a method for operating same, the speaker driver comprising: an amplifier unit which outputs a pulse voltage amplifying an input signal on the basis of a supply voltage in order to dri...
|
WO/2019/233562A1 |
The invention relates to a signal processing arrangement (100; 101; 103) for a transmitter (200; 201). The signal processing arrangement (100) comprises: a first up-conversion and mixing module (110) configured to up-convert and mix a de...
|
WO/2019/234885A1 |
This high-efficiency amplifier is configured as follows: short stubs (7-1) to (7-4) are disposed in a line between a first substrate edge (1a) and a second substrate edge (1b) of a substrate (1); and from among the short stubs (7-1) to (...
|
WO/2019/236196A1 |
A distributed amplifier system (10) constituted of: an input transmission line (50) exhibit a plurality of sections (60); an output transmission line (70); an amplifier stage (90), an output of the amplifier stage coupled to the output t...
|
WO/2019/236009A1 |
A supply modulator is provided, having a first amplifier circuit configured to generate a first electrical signal, a second amplifier circuit configured to generate a second electrical signal, the first and second electrical signals bein...
|
WO/2019/233023A1 |
A power amplifier circuit (120) is described for using valley detection for supply voltage modulation. The power amplifier circuit (120) is configured to be driven by a supply voltage generated by a supply modulator (110) and to receive ...
|
WO/2019/229657A1 |
A system and methods for spatial sound reproduction are herein provided. In one embodiment, the system includes a control unit operably connected to one or more directional speaker units, the directional speaker unit (DSU) comprising: a ...
|
WO/2019/232172A1 |
A multipurpose front-end board for solid state sensors is described. In particular, the board is optimized for fast timing particle detection or for characterization and test of silicon and diamond detectors that produce a fast but small...
|
WO/2019/229796A1 |
The present invention is characterized: by comprising a first transistor chip having a plurality of cells and provided beside an input matching substrate; a second transistor chip having a plurality of cells and provided beside the input...
|
WO/2019/228386A1 |
An apparatus comprises a plurality of selectable gain stages connected in parallel between a first bias voltage and ground, wherein each selectable gain stage comprises an amplification portion and a current steering portion, and wherein...
|
WO/2019/230555A1 |
Provided are: a cascode-type amplifier in which band widening is achieved while the element withstanding voltage of a constituting element is maintained in an allowable range; and a wireless communication device. The cascode-type amplifi...
|
WO/2019/231773A1 |
According to one embodiment, a low noise amplifier (LNA) circuit includes a first stage which includes: a first transistor; a second transistor coupled to the first transistor; a first inductor coupled in between an input port and a gate...
|
WO/2019/228638A1 |
A method of a wireless transmitter is disclosed. The method is for mitigation of distortion caused by non-linear hardware components of the transmitter, wherein mitigation of distortion comprises mitigating at least one intermodulation c...
|
WO/2019/231621A1 |
Methods, systems, and devices for wireless communications are described. The described methods, systems, and devices may include sampling an input signal to obtain one or more signal windows. An amplitude of a first sample within a first...
|
WO/2019/228619A1 |
The present disclosure relates to an amplifier arrangement (1) comprising a first amplifier (2), a second amplifier (6) and an output combiner (10) arranged to combine respective output signals of the first amplifier (2) and the second a...
|
WO/2019/229795A1 |
The present invention is characterized: by comprising an input matching circuit, at least one amplifying transistor receiving a signal from the input matching circuit, a first dummy transistor receiving a signal from the input matching c...
|
WO/2019/231913A1 |
In a circuit (100), a first transistor (M1) includes a first control input and first and second current terminals. The first control input is coupled to receive a first input control signal, and the first current terminal is coupled to a...
|
WO/2019/225094A1 |
Proposed is a start-up circuit with which the impact of variations of a threshold voltage of a transistor can be further reduced. A start-up circuit (100) is provided with: an N-type first MOS transistor (NM11) for which a threshold volt...
|
WO/2019/226694A1 |
According to one embodiment, a differential power amplifier includes a pair of transistors, a transformer coupled to the drain terminals of the transistors, and an output transmission line. The differential power amplifier operates in a ...
|
WO/2019/227020A1 |
Disclosed are digital predistortion implementations, including a method that includes collecting data for a wireless device with a transmit chain that includes at least one power amplifier that produces output with non-linear distortions...
|
WO/2019/225440A1 |
Provided is an optical communication apparatus which makes it possible to minimize signal-to-signal interference in an inductor mounted to enable transmission/reception of a transmission signal at high frequency. The optical communicatio...
|
WO/2019/226698A1 |
An RF frontend IC device includes an RF transceiver to transmit and receive RF signals and a frequency synthesizer to perform frequency synthetization to operate within a predetermined frequency band. The frequency synthesizer generates ...
|
WO/2019/227067A1 |
Correlated double sampling column-level readout of an image sensor pixel may be provided by a charge transfer amplifier that is configured and operated to itself provide for both correlated-double-sampling and amplification of floating d...
|
WO/2019/220117A1 |
The present disclosure relates to Class D amplifier circuitry comprising: an input for receiving an input signal; first and second output nodes for driving a load connected between the first and second output nodes. A first driver stage ...
|
WO/2019/221175A1 |
An amplifier circuit (1) according to the present invention is provided with: an FET (10) which has a source terminal (S1), a drain terminal (D1) and a gate terminal (G1); an FET (20) which has a source terminal (S2), a drain terminal (D...
|
WO/2019/222648A1 |
A headset communication system with improved functionality. The headset communication system may include hear-through limiter functionality. The headset communication system may include failsafe functionality. The headset communication s...
|
WO/2019/215968A1 |
This amplifier circuit enhances linearity without reducing gain. The amplifier circuit is provided with a transistor, a load, an impedance element, and a variable current source. The transistor amplifies an input signal. The load is conn...
|
WO/2019/215502A1 |
Various circuitry may benefit from appropriate matching. For example, certain low noise broadband amplifiers may benefit from resistive matching.
|
WO/2019/215973A1 |
The purpose of the present invention is to simplify adjustment of a gain of an amplifier. In a first transistor, an applied input signal is input to a gate terminal and an electric current according to the input signal flows. A load part...
|
WO/2019/215849A1 |
According to the present invention, CRLH lines (10a-10d), which are composed of left-handed shunt inductors (7a-7d) and left-handed serial capacitors (6a-6d), are provided in gate-side transmission lines (4a-4d) of a plurality of field e...
|
WO/2019/217811A1 |
A pre-distorter that both accurately compensates for the non-linearities of a radio frequency transmit chain, and that imposes as few computation requirements in terms of arithmetic operations, uses a diverse set of real- valued signals ...
|
WO/2019/217372A1 |
A multi-level supply modulator for RF power amplifiers requires only a single independent voltage supply along with one or more flying capacitors to achieve multiple output levels. The flying capacitor is used to store the intermediate v...
|
WO/2019/215095A1 |
A Class-D amplifier for generating a driver signal from a multi-bit input signal comprises a digital pulse-width modulation (PWM), stage (DPWM) that is configured to generate a PWM signal (PWMA, PWMB) from the multi-bit input signal and ...
|
WO/2019/212343A1 |
The invention relates to an asynchronous comparator that presents low average power consumption and short propagation delay. The comparator bias current is dependent on the differential input voltage in a way that the current increases w...
|
WO/2019/211156A1 |
The present invention relates to an isolation amplification circuit which comprises an input stage circuitry and a control circuitry stage interconnected through a galvanic isolation barrier. The input stage circuitry comprises a first f...
|
WO/2019/213084A1 |
In examples, a system (100) includes a differential amplifier (110) coupled to a parasitic capacitor (119) positioned between a first node (120) and a first reference voltage source (Vrefl). Also, the system (100) includes a buffer ampli...
|
WO/2019/211628A1 |
A detector for detecting neural spike signals, the detector comprising a core amplifier. The core amplifier comprises two current paths, each current path integrating a current on a respective integrating node. Each current path comprise...
|