| Document |
Document Title |
|
JPS634969B2 |
|
|
JPS632369B2 |
|
|
JPS6310825A |
PURPOSE: To reduce the power consumption and heat of a circuit by converting once a serial data into a parallel independently of a synchronizing signal, detecting the synchronizing signal and correcting the arrangement of data thereby de...
|
|
JPS62201538U |
|
|
JPS62201539U |
|
|
JPS62293829A |
PURPOSE: To form a circuit suitable for high speed operation by arranging storage elements in a matrix of m-row and n-column, writing n-bit serial data sequentially in the row direction in m-highway parallel and reading the data in n-bit...
|
|
JPS62289017A |
PURPOSE: To generate all states in parallel outputs internally with a few clock pulses by connecting a selector to a data input and a clock input of a D flip-flop and constituting the counter circuit by a switching input. CONSTITUTION: C...
|
|
JPS62284526A |
PURPOSE: To convert parallel or serial data whose bit number per byte varies into serial or parallel data efficiently by comparing an external set value with the counted value of a counter and sending out the output as a write signal to ...
|
|
JPS62278822A |
PURPOSE: To execute the restoring to an original parallel data signal by outputting the clock signal of the correct pulse width from the pulse width of the first starting bit of a serial data signal by a clock signal generating means. CO...
|
|
JPS62272626A |
PURPOSE: To compress a circuit scale, by generating the n pcs.of clocks having different phases at the time of frequency-dividing by (n) a transmission clock by (n)-frequency divider. CONSTITUTION: At the time of converting the series da...
|
|
JPS6255737B2 |
PURPOSE:To reduce power consumption by reducing the freauency of a clock supplied to an FF to 1/2-1/4 as high as a usual one by expanding series signals to stages of registers successively in parallel, and by latching the contents of the...
|
|
JPS62266925A |
PURPOSE: To simplify the circuit design, to reduce number of components and to decrease the circuit scale with simple structure by incorporating a parallel data generating circuit with a synchronization detection circuit. CONSTITUTION: A...
|
|
JPS6252971B2 |
A converter is provided for transforming the parallel output of a remotely located gas turbine engine parameter sensor into serial form for transmission to an engine control unit. The converter is comprised of an interrogator which opera...
|
|
JPS6252894B2 |
|
|
JPS6252893B2 |
|
|
JPS62248312A |
PURPOSE: To reduce the number of elements, and to minimize an area occupied by the elements from the standpoint of the constitution of an integrated circuit, by using a D type latch circuit as a circuit that latches the output of a shift...
|
|
JPS62243428A |
PURPOSE: To obtain an optional pattern code generating function by constituting a repetitive pattern generating circuit by a FIFO and a simple gate element. CONSTITUTION: A pattern record is outputted from a microcomputer MCP 1 by one wo...
|
|
JPS62242433A |
PURPOSE: To detect the abnormality of a signal processing part in addition to the abnormality of an input signal by inputting an output of the signal processing part to a parity alarm detecting part. CONSTITUTION: A voice multiplex signa...
|
|
JPS62166532U |
|
|
JPS6247008B2 |
A parallel to serial converter is described for recording channel applications, wherein a coded symbol comprising a plural number of bits is to be rotated or converted to a serial stream. The converter includes a variable delay section w...
|
|
JPS6246913B2 |
|
|
JPS62209926A |
PURPOSE: To form an analog test system capable of responding to respective types of the device easily by giving the value of the converting start of a start address register and the converting end of a stop address register to an up-down...
|
|
JPS62208719A |
PURPOSE: To decrease the circuit scale and the limitation relating to the write/ read timing by inputting an input serial signal sequentially to n-set of elastic stores connected in parallel, writting the signal in the same address and r...
|
|
JPS62206996A |
PURPOSE: To handle a high speed wide band information signal by exacuting wholly the time division multiplexing and separating of a signal with light without transducing to an electric signal and executing also wholly a calling system to...
|
|
JPS62200827A |
PURPOSE: To facilitate the frame conversion from the ground system to the satellite system and the frame conversion from the satellite system to the ground system by adopting the constitution that a reference transmission speed of a seri...
|
|
JPS62138253U |
|
|
JPS62135241U |
|
|
JPS62188433A |
PURPOSE: To reduce the frame period and to improve the transmission speed by providing a bit addition means adding a start bit changing from the 1st level to the 2nd level at a 1/2 period of 1-bit to the head of a bit serial data outputt...
|
|
JPS62188434A |
PURPOSE: To increase the data transmission speed by providing a shift register receiving a bit serial data as a serial input and outputting a data as a bit parallel data synchronously with a frame clock pulse. CONSTITUTION: When a main c...
|
|
JPS62180613A |
PURPOSE: To obtain a serial read signal with excellent S/N by using the 2nd switch means operated at the same time as the 1st switch means so as to generate a noise similar to that from the 1st switch means and using a differential means...
|
|
JPS62180614A |
PURPOSE: To prevent the S/N of a read signal from being deteriorated due to the variation of the conductance of a switch means by providing a reset bias means resetting a level of each parallel input signal and a level of a common signal...
|
|
JPS62180616A |
PURPOSE: To obtain a serial output signal with an excellent S/N even when lots of parallel inputs are used by sending an output from the 1st and 2nd switch means to a differential means via the 1st and 2nd buffer means. CONSTITUTION: Arr...
|
|
JPS62180615A |
PURPOSE: To improve the S/N of a signal outputted serially by providing a differential means inputting each output of the 1st and 2nd read means and outputting a signal corresponding to the difference. CONSTITUTION: Signal input terminal...
|
|
JPS62179226A |
PURPOSE: To obtain a multiplexed variable length parallel digital signal as a serial signal by providing a shift register, a counter, a read-only memory and a timing adjusting circuit. CONSTITUTION: Plural kinds of parallel digital signa...
|
|
JPS62178019A |
PURPOSE: To obtain n-set of output signals through n-line of output lines to 1∼2n pulse signal inputs through one signal line by providing a count circuit, a register and a clear clock control circuit. CONSTITUTION: When an input pulse...
|
|
JPS62175023A |
PURPOSE: To execute the rapid processing by controlling data transfer from a data memory to a parallel serial converter with the data length read from a data length memory. CONSTITUTION: A data memory 1 having areas A1∼An to accumulate...
|
|
JPS62117796U |
|
|
JPS62168427A |
PURPOSE: To execute a serial/parallel conversion at a high speed by simple constitution, by sending out and inputting successively an output of each bit of a register of (n) bits. CONSTITUTION: Data lines D0∼D3 of a 4-bit data register...
|
|
JPS62164318A |
PURPOSE: To decrease the number of elements of a data register by constituting the data register of a shifting register circuit controlled by a two-phase clock signal, and providing a logical circuit to transfer the data to the shifting ...
|
|
JPS62163420A |
PURPOSE: To improve transmission efficiency by coding only a state signal realized theoretically and sending the result multiplexedly in sending discrepant control information combined with plurality so as to reduce the number of bits co...
|
|
JPS62152228A |
PURPOSE: To realize a parallel serial converting circuit which can convert at a high speed by dividing parallel data into plural blocks, dislocating the phase for respective blocks and executing the serial conversion. CONSTITUTION: The p...
|
|
JPS62151028A |
PURPOSE: To reduce the data processing time and to relieve the load of a microprocessor by storing sequentially transferred serial data one by one bit, rearranging the sequence of bits of the data at each bit, sectioning the data by m-bi...
|
|
JPS62103338U |
|
|
JPS6298354U |
|
|
JPS6295342U |
|
|
JPS62133824A |
PURPOSE: To allow a microprocessor to execute the substantial data processing and to cope with a wide range transmission speed by frequency-dividing an external clock pulse, using the result as an internal clock pulse and outputting a re...
|
|
JPS62128215A |
PURPOSE: To constitute a serial/parallel and parallel/serial conversion circuit having a large bit width with the small-sized hardware by using a circuit converting one kind of l-line of serial highways into l-bit parallel l-multiple par...
|
|
JPS62126717A |
PURPOSE: To reduce the power consumption and to simplify the circuit constitution by applying a 1/n frequency division clock signal to a shift signal subject to sequential n-shift respectively to use as a gate signal of n-set of gate mea...
|
|
JPS62102626A |
PURPOSE: To improve the efficiency of the titled converter by storing an inputted serial data in a data storage device so as to be outputted as a bit parallel word serial data thereby eliminating the need for data conversion by program p...
|
|
JPS6221415B2 |
|
