PURPOSE: To hold a random access memory (RAM) in a non-operating state by providing a mechanism to draw a signal line to modify the storage content of the RAM out of the chip, and supplying the drawn line with a control signal from the external.
CONSTITUTION: The semiconductor integrated circuit chip 1 in which a RAM circuit 11 and a logic circuit 12 are integrated, is constituted so that the voltage of a signal line (a) provided with a function to modify the content of the RAM circuit 11 can be impressed to a control terminal (C) to hold the RAM 11 in non-operating state by means of a control signal from the external. As a result, the logic circuit integrated together with the RAM circuit on the semiconductor chip can be prevented from erroneous operation, and an information holding characteristic test is made possible.
JPH01273288 | RANDOM ACCESS MEMORY DEVICE |
JPH07169277 | SEMICONDUCTOR STORAGE |
JP5859605 | Parallel multidimensional word addressable memory architecture |