PURPOSE: To prevent the destruction of an internal element even if a high voltage impressed externally rises by providing a voltage limiting means to give a boosted voltage which is limited to a certain voltage or lower, to the gate of an insulated gate transistor (TR).
CONSTITUTION: Two enhancement MOSTRs 72 and 73 are inserted in series between a terminal 62 and the earth potential point, and the gate of the MOSTR72 on the side of the terminal 62 is connected to the terminal 62, and the gate of the MOSTR73 on the earth potential side is connected to the earth potential point, thus constituting a voltage control circuit 71. Even if a voltage VP rises as shown in Fig., a voltage VH of the terminal 62 which is the output terminal of a voltage boosting circuit does not rise over 25V, and consequently, a voltage VI does not exceed 22V. Therefore, even if the voltage VP rises to 26V because of noise or erroneous use, internal MOSTRs are not destructed.
JP3554638 | Semiconductor circuit |
JP2004164769 | SEMICONDUCTOR STORAGE DEVICE |
JPH10326497 | SEMICONDUCTOR MEMORY |
IWAHASHI HIROSHI
JPS56157262A | 1981-12-04 | |||
JPS5713143A | 1982-01-23 | |||
JPS58215793A | 1983-12-15 |