Title:
METHOD AND PROGRAM FOR AVOIDING JOG EXECUTION FAILURE IN GRID COMPUTING SYSTEM, AND GRID COMPUTING SYSTEM
Document Type and Number:
WIPO Patent Application WO/2008/015730
Kind Code:
A1
Abstract:
When a calculation node is free for a grid computing system, a test job of a quick test
is automatically inputted at a time interval corresponding to the node, so that
an abnormal node is automatically detected before generation of a job abort.
No job is allocated for the detected abnormal node and this is reported to a node
administrator. When a job abort has occurred, a test job of a full test is inputted
to the calculation node so as to detect an abnormal node. Moreover, for a calculation
node for which job allocation is inhibited, a test job repeated for a long time
is inputted periodically and the job allocation is resumed when a correct result
is obtained. Furthermore, an abnormal node, an abnormal job, and an abnormal
user are automatically detected from the past job execution history.
More Like This:
| JPS61255600 | MEMORY CIRCUIT |
| JP2705359 | [Title of Invention] Trace circuit |
Inventors:
NOGUCHI HIROSHI (JP)
YAMASHITA TOMONORI (JP)
YAMASHITA TOMONORI (JP)
Application Number:
PCT/JP2006/315159
Publication Date:
February 07, 2008
Filing Date:
July 31, 2006
Export Citation:
Assignee:
FUJITSU LTD (JP)
NOGUCHI HIROSHI (JP)
YAMASHITA TOMONORI (JP)
NOGUCHI HIROSHI (JP)
YAMASHITA TOMONORI (JP)
International Classes:
G06F11/22
Foreign References:
| JP2005129053A | 2005-05-19 | |||
| JPH09185520A | 1997-07-15 | |||
| JPS641041A | 1989-01-05 | |||
| JPS61101844A | 1986-05-20 | |||
| JPH01187644A | 1989-07-27 | |||
| JPH09297694A | 1997-11-18 | |||
| JPH05210529A | 1993-08-20 |
Attorney, Agent or Firm:
HAYASHI, Tsunenori et al. (Doi & Associates3rd Floor, Toshou-Bldg. No.3,3-9-5, Shin-Yokohama,Kohoku-ku, Yokohama-shi, Kanagawa, JP)
Download PDF: