| Document |
Document Title |
|
WO/2002/019553A1 |
A direct conversion receiver such that unwanted radiation from the antenna is prevented, and the error rate characteristic does not degrade because of the DC offset. A power distributor (104) divides the RF signal amplified by an RF ampl...
|
|
WO/2002/017501A1 |
A mixer, comprising: a first terminal (70) and a second terminal (80) forming a first input port for receiving a first signal having a first frequency (f¿LO?); an second input port (40, 50) for receiving a second signal having a second ...
|
|
WO/2002/017480A1 |
The invention concerns an amplifier comprising an input circuit (26) tuned on the frequency to be amplified and receiving in input the signal to be amplified, a first transistor (Q2) connected in common base, whereof the transmitter is c...
|
|
WO/2002/017485A1 |
A $g(p)/2 phase shifter generates first and second signals (SIGa, SIGb) of equal amplitude and different phases and first and second inverted signals (/SIGa, /SIGb) whose phases are opposite to those of the first and second signals, depe...
|
|
WO/2002/015385A1 |
An apparatus and method for an improved chopping mixer (100) having a bipolar mixer stage (140) for mixing signals (Ip, In, LOp, LOn) received thereby; an output chopping stage (160); and an AC coupling stage (150) for coupling the mixed...
|
|
WO/2002/013370A2 |
A frequency translator (201) uses a CORDIC phase rotator (202) coupled to a phase accumulator (102) to translate an input signal in frequency. The CORDIC phase rotator performs required phase angle rotations of input vectors using only s...
|
|
WO/2002/013186A2 |
A method of transferring data between a first electrical component (16) and second electrical component (18), which are both coupled to a common oscillator (62) that oscillates at a first frequency, the first electrical component (16) ge...
|
|
WO/2002/009270A2 |
A system for transmitting and receiving data is provided. The system includes a direct-conversion receiver that receives a signal modulated on a carrier frequency signal. The direct-conversion receiver includes one or more subharmonic lo...
|
|
WO/2002/007305A1 |
The present invention relates to an up conversion RF mixer having first differential transistor pair comprising first and second transistors and a second differential transistor pair having third and fourth transistors. The emitters of t...
|
|
WO/2002/007251A1 |
A circuit with non-radiative delectric waveguides held between two parallel metal plates which are multi-layered. Since the circuit has different heights of spacers between the plates owing to multiple layers, different sizes of non-radi...
|
|
WO/2002/007304A2 |
A frequency converter module converts a first frequency to a second frequency. In one embodiment, an up-converter includes a mixer having at least one stub for reflecting harmonic energy back into the mixer so as to improve its efficienc...
|
|
WO/2002/005256A1 |
An image processing device (1) provides a client device (3) with a first test pattern image, acquires the results of evaluation of the visibility of the image with the naked eye, acquires the color expression characteristic of the client...
|
|
WO/2002/005444A1 |
The universal platform for the SDR of the present invention employs the direct conversion approach with the n-port MMIC followed by reconfigurable reprogrammable devices such as DSP's or FPGA's. The universal platform is based on the lin...
|
|
WO/2002/005417A1 |
An even harmonic mixer includes an anti-parallel diode pair (11), in which a first series circuit of a first diode (1a) and a first resistor (10a) and a second series circuit of a second diode (1b) and a second resistor (10b) are connect...
|
|
WO/2001/099270A2 |
Quadrature modulators include a quadrature splitter and a pair of Gilbert Multiplier Cells coupled to the quadrature splitter, each of which is biased in Class-B. The quiescent current bias in the Gilbert Multiplier Cells may be substant...
|
|
WO/2001/097416A2 |
This invention provides a method for reducing radio frequency interference in an FM in-band on-channel digital audio broadcasting receiver. The method comprises the steps of receiving a composite signal including a signal of interest and...
|
|
WO/2001/097372A2 |
In order to demodulate an amplitude-modulated signal, two capacitors (C1, C2) are provided to which a signal rectified by a diode (D1) and having a voltage (U1) can be fed. The half-waves of this signal are used by a switch (S3) for alte...
|
|
WO/2001/095625A1 |
A method and system of speech recognition presented by a back channel from multiple user sites within a network supporting cable television and/or video delivery is disclosed.
|
|
WO/2001/095479A2 |
A dual band mixer has a common node for at least one radio frequency input and an intermediate frequency output. The dual band mixer also has a first transistor with a gate coupled to a first local oscillator input and a drain coupled to...
|
|
WO/2001/095552A2 |
The invention relates to methods and apparatus that allow a comparison of phase between a clock signal (326) and a serial bitstream (320). A phase detector integrates a portion of a transition between adjacent or consecutive bits of the ...
|
|
WO/2001/093417A2 |
The specific embodiment, includes a mixing circuit (100). The mixing circuit (100) includes Gilbert cells (102, 104, 108 and 109) and circuitry for providing automatic gain control (90) for each of the channels. The Gilbert cells (102, 1...
|
|
WO/2001/093418A2 |
A phase-locked loop (200) includes a phase detector (201), a loop filter (207), a voltage controlled oscillator (209) and a frequency divider (205) arranged such that the phase detector generates a phase detector output signal as a funct...
|
|
WO/2001/093491A2 |
A high frequency network transmitter receives a parallel input data stream and serializes the parallel input data stream for high speed transmission in a network. A phase alignment circuit aligns the parallel input data stream to a first...
|
|
WO/2001/093416A1 |
A power detecting circuit with high performance suitably fabricated in a monolithic cuicit, suitably operated in a wide high-frequency range, having a detection characteristic the linearity of which is excellent and which varies little w...
|
|
WO/2001/091297A2 |
A digital phase detector comprises a frame measurement configuration for counting a first signal clock during every frame of a second signal and for buffering the counted value until it is read by a phase processing unit. In particular t...
|
|
WO/2001/089093A2 |
A radio frequency transceiver includes a radio frequency processor having a modulator/demodulator phase locked loop circuit for generating a second intermediate frequency signal. A heterodyne frequency translation loop circuit receives t...
|
|
WO/2001/089078A2 |
Methods, systems, and apparatuses for down-converting and up-converting an electromagnetic signal. In embodiments, the invention operates by receiving an electromagnetic signal and recursively operating on approximate half cycles of a ca...
|
|
WO/2001/089077A2 |
The invention relates to a circuit arrangement for correcting manufacturing tolerances. A demodulator (DEM) has a resistor (R) and a capacitor (C) which may have tolerances. The FM demodulator (DEM) is preferably supplied with a referenc...
|
|
WO/2001/089169A1 |
In a radio circuit (299) that forwards a signal pair (I,Q) by a first channel (291, I) and by a second channel (292, Q), a gain controller (200) monitors differences between the overall gains (G¿I?, G¿Q?) in the channels and correc...
|
|
WO/2001/089079A2 |
An agile frequency converter and method employs an IF/RF exchange process to reduce the system noise generated by the frequency conversion process in generating a broadband composite signal. The converter employs a well-known two-stage f...
|
|
WO/2001/086919A2 |
A radio receiver comprising: an antenna for receiving a radio frequency signal amplitude modulated with an audio frequency signal; a digitiser for periodically sampling the radio frequency signal and generating a digital reception signal...
|
|
WO/2001/082492A1 |
High-quality reception of a radio signal is controlled by increasing the cut-off frequency and preventing suppression of the low-frequency component. A radio signal amplifying means (11) amplifies the received radio signal to generate an...
|
|
WO/2001/082468A1 |
A reduced distortion digital FM demodulator (324, 600) is designed to accommodate and demodulate frequency signals with a maximum frequency deviation. The demodulator includes a phase-to-frequency converter (402) that converts a digital ...
|
|
WO/2001/080419A2 |
Frequency translation, such as frequency up conversion of a video baseband or intermediate frequency to a desired frequency division broadcast channel, is provided utilizing a single sideband or image reject mixer and filtering having re...
|
|
WO/2001/080418A2 |
A method and system is described wherein an information signals is gated at a frequency that is a sub-harmonic of the frequency of the desired output signal. In the modulation embodiments, the information signal is modulated as part of t...
|
|
WO/2001/071906A2 |
Methods and apparatuses for frequency selectivity and frequency translation, and applications for such methods and apparatuses, are described herein. The method includes steps of filtering an input signal, and down-converting the filtere...
|
|
WO/2001/071904A1 |
A quadrature transceiver has a transmitter, a receiver, and a common local oscillator. With the transmitter switched off and the receiver switched on, a DC-error in the receiver is nulled in servo loops in in-phase and a quadrature recei...
|
|
WO/2001/071997A1 |
The invention concerns a demodulator of an amplitude-modulated signal (Vdb), characterised in that it comprises a peak detecting cell (DCR) capable of extracting the reference modulating signal (Vpeak1) of the modulated signal (Vdb); a f...
|
|
WO/2001/069786A2 |
The present invention relates to a phase detector and utilisation of the phase detector for synchronisation of a digital signal with a clock signal. It is an object of the present invention to provide a phase detector with improved chara...
|
|
WO/2001/069876A1 |
In order to reduce the effect of mismatch in the I and Q paths of a quadrature device, which may be, for example, a mixer or a sigma-delta modulator, the data on the paths are swapped at high speed.
|
|
WO/2001/069777A2 |
In order to compensate the offset of a mixer or modulator, the output signal (A) of the mixer (MI1) is compared with one of the two input signals (E2) of the mixer in a detector. The detector determines the sign (VZ) for the offset of th...
|
|
WO/2001/069783A1 |
The invention concerns a device for RF/IF or IF/RF frequency agility translation. Provided with a circuit (A, M) and a local oscillator (OL), said local oscillator consists of a plurality of n switched oscillators ( 1 to n). A module (CS...
|
|
WO/2001/067592A2 |
A direct conversion up-converter provides direct up-conversion of a modulated broadband intermediate frequency ('IF') signal, which is on the order of 5 to 50 MHz, to a modulated radio frequency ('RF') signal, which is on the order of 70...
|
|
WO/2001/065680A2 |
A decoder. The decoder includes interpolation circuitry that receives the digital signal and interpolates the digital signal to produce an interpolated digital signal. Additionally, the decoder includes a D/A converter that is coupled to...
|
|
WO/2001/065681A2 |
A phase-locked loop has a phase detector (501) that generates a phase difference signal, a circuit (505) that generates a phase-locked loop output signal having a frequency that is a function of the phase difference signal, a frequency d...
|
|
WO/2001/063688A1 |
A modulator (200) is based around a switching circuit (212) and a pausey stub balun (210). The balun (210) has a distributed resistance (232) to ground. The balun may be implemented as a strip line device (Figure 5b).
|
|
WO2000044087A9 |
A method and system is described for several embodiments of a communication system. In a first embodiment, a method and system is described wherein a signal is received and down-converted and wherein power consumption can be characterize...
|
|
WO/2001/063867A1 |
A receiver comprising A/D converters (1-1 to 1-4) for converting received analog signals (I1, Q1, I2, Q2) into digital signals, a quantization error reducing signal generator (2) for generating quantization error reducing signals for ran...
|
|
WO/2001/058029A1 |
A radio FM receiver is provided with a receiver portion with quadrature channels for converting received radio frequency signals into center frequency quadrature signals, a center frequency filter circuit connected to the former for supp...
|
|
WO/2001/058103A2 |
For direct up- or down-conversion between baseband and carrier frequency signals, each component of such a signal is supplied to a first mixer together with a local oscillator signal at one-half the carrier frequency and the output from ...
|
