| Document |
Document Title |
|
WO/2002/093732A2 |
The invention relates to an integrated tuner circuit, preferably to a TV-tuner circuit using double conversion. It is a major purpose of the invention to modify a prior art tuner circuit in a way such that a high degree of integration is...
|
|
WO/2002/091564A1 |
A multi-port demodulator comprising: a first branch circuit for branching a received signal into three signals; a second branch circuit for branching a local signal into two signals; a first phase shifter and a second phase shifter for p...
|
|
WO/2002/091133A2 |
The effect of network jitter(215) upon the quality of service operation of networked gateway devices is minimized with the use of minimum delay filtering(305) prior to the control/synchronization processing(225) by the 'off-ramp' network...
|
|
WO/2002/089313A2 |
When using a DSP to digitally predistort the RF input to a power amplifier, it is necessary to downconvert the frequency the of the input signal to enable it to be processed by the DSP. The predistored amplifier input signal produced by ...
|
|
WO2000024117A9 |
Methods, systems, and apparatuses for down-converting an electromagnetic (EM) signal by aliasing the EM signal are described herein. Briefly stated, such methods, systems, and apparatuses operate by receiving an EM signal and an aliasing...
|
|
WO/2002/088764A1 |
A Lorentz force-driven mechanical resonator apparatus that utilizes a high-Q resonant structure as both a mixing device and a high-Q bandpass filter. Specifically, an external time varying, but quasistatic, magnetic field is applied to t...
|
|
WO/2002/089312A2 |
An input signal (IN) is filtered (605) to remove aliases and a switched capacitor network (610) undersamples this signal to provide a downconverted, near-baseband signal. An amplifier (615) adjusts the amplitude of this signal to match a...
|
|
WO/2002/084859A1 |
The present invention relates to a balanced circuit arrangement and methods for linearizing and calibrating such a circuit arrangement, wherein linearization is obtained by introducing a load imbalance between the output branches of the ...
|
|
WO2001058006A9 |
A multifunction high frequency integrated circuit structure and circuit configuration includes a resonator or oscillator circuit (120) coupled to a buffer amplifier (130) by way of a stripline coupler (180). The resonator circuit include...
|
|
WO/2002/082673A1 |
A radio frequency receiver with quadrature mixing and means for analog to digital converting the I and Q signals obtained from the quadrature mixing. To improve the image suppression the analog to digital converting means are multiplexed...
|
|
WO/2002/082809A1 |
Combination-tuner for receiving Ground wave and satellite wave, the tuner comprising: A satellite frequency output part for receiving satellite wave, a ground frequency output part for receiving ground wave, first switching means to inpu...
|
|
WO/2002/082635A1 |
NL0200232ier-mixer device comprising: an amplifier structure having at least one amplifier input and at least one amplifier output, while at least one of the amplifier outputs is looped back via a feedback to at least one of the amplifie...
|
|
WO/2002/082634A2 |
The invention relates to a circuit arrangement for demodulating a voltage which is (ASK)-modulated by the change of amplitude between a low and a high level. On a first and a second charging circuit one charging voltage (V1, V2) each is ...
|
|
WO/2002/082583A1 |
A power mixer architecture for a transmitter chip (10) is disclosed. The power mixer architecture is a mixing stage (60) including one or more upper trees, and one or more lower trees. Each lower tree is selectively activated to receive ...
|
|
WO/2002/080393A1 |
The present invention use the properties of a TDD-transmission on a specific mixer in such a manner that in the transmit mode a first RF signal is amplified in the mixer with an amplification factor greater than, or equal to, or less tha...
|
|
WO/2002/080392A1 |
The present invention use the properties of a TDD-transmission on a general mixer in such a manner that in the transmit mode a first RF signal is amplified in the mixer with an amplification factor greater than, or equal to, or less than...
|
|
WO/2002/080384A1 |
The DC offsets compensator (210) compensates DC offsets resulting from interferor self mixing and interferor interaction with even-order with even-order nonlinearities. In one embodiment, the DC offset compensator (210) resides in a mobi...
|
|
WO/2002/080390A1 |
A system for transmitting and receiving signals, the system includes the use of a frequency plan table, and a system of creating the frequency plan table. The frequency plan table relates carrier frequency channels to the operation of a ...
|
|
WO/2002/078189A1 |
A fast-locking phase detector includes a first input that receives a first signal (fref), a second input that receives a second signal (Presc), and a comparison circuit (1001-1011; 1101-1111) that generates an output current (I out) in p...
|
|
WO2001024415A9 |
An apparatus that has a feedback circuit (510) that couples a wireless receive channel (590b) to a frequency synthesizer (540b). A method that reduces an offset in a baseband signal by changing a downconversion frequency in response to t...
|
|
WO/2002/075991A2 |
Double balanced mixers (100) having transistor pairs (112,114,122,124) are affected by area mismatches between the transistors. The area mismatches can be represented as a ratio between the mixer core transistors that is directly related...
|
|
WO/2002/076124A1 |
In order to increase mobile telephone capability in detecting frequency and/or synchronization signals from neighbouring base stations linked thereto, a special acquisition procedure is launched if a normal acquisition procedure fails. T...
|
|
WO/2002/075917A1 |
The present invention relates to improvement of even order distortion noise, DC offset, and non-linearity of mixer circuits. According to the present invention, a mixer circuit is provided, which comprises a splitter for splitting an inp...
|
|
WO/2002/073790A2 |
A system for demodulating narrowband signals from a received signal is disclosed. The system includes a downconverter that is operative to downconvert the received signal. Furthermore, the system includes a baseband processor that is con...
|
|
WO/2002/071636A1 |
A DC offset correction circuit (68) provides DC offset correction within a receiver (50) for receiving and processing a radio frequency signal (28) within a radio communication system (30). The DC offset correction circuit (68) includes ...
|
|
WO/2002/071595A1 |
An image-reject receiver front-end device with an amplifier section having an amplifier input and an amplifier output; at least two mixer sections, each at least including: a radio input for receiving a radio signal of a radio frequency,...
|
|
WO/2002/070789A2 |
A method for selectively assembling a molecular device on a substrate comprises contacting the first substrate (10) with a solution containing molecular devices (15), impeding bonding of the molecular devices to the substrate such that a...
|
|
WO/2002/069512A1 |
A frequency converter circuit (30) forming a wireless communication device converts the frequency of a signal modulated with a reference waveform from a reference oscillator (31) using a local oscillator (32). The frequency converter cir...
|
|
WO2000024120A9 |
The present invention includes a system and method for ensuring reception of a communications signal. A modulating baseband signal with desired information is accepted, and a plurality of redundant spectrums is generated. Each redundant ...
|
|
WO/2002/067441A2 |
In a method of calibrating a quadrature transmitter (1), a first calibration signal (DS1) is injected into an in-phase transmit branch (7,8,9) of the quadrature transmitter, and a second calibration signal (DS2) is injected into a quadra...
|
|
WO/2002/067519A1 |
A quadrature oscillator 227 with phase error correction including a local oscillator 229 that generates a single-ended clock signal, a single-ended to differential converter 301, 303 that converts the clock signal to a differential clock...
|
|
WO/2002/067365A1 |
The present invention relates to NRD guide mixer. According to the present invention, the balance mixer comprises: a Schottky diode mount inserted into the center of transmission line, which has two detection Schottky diodes and has a di...
|
|
WO/2002/067413A2 |
A transceiver circuit is disclosed for use in radio frequency communication systems. The circuit includes a transmitter circuit, a receiver circuit and a local oscillator circuit. The local oscillator circuit includes at least one oscill...
|
|
WO/2002/067362A1 |
The present invention relates to an ASK transceiver for an NRD guide capable of both transmission and reception in the ASK method using an NRD guide. According to the present invention, the oscillator is composed by the Gunn diode mount ...
|
|
WO/2002/067364A1 |
The present invention relates to an ASK modulator using an NRD gude. According to the present invention, by installing a diode mount which is equipped with the Schottky Barrier Diode on the end of the NRD gude, the modulation is made pos...
|
|
WO/2002/067363A1 |
The present invention relates to a millimeter wave frequency converter using an NRD guide. The frequency converter comprises a local oscillator, an isolator, a circulator, an up-converter, a high pass filter and an antenna. The local osc...
|
|
WO/2002/067368A1 |
The present invention relates to an ultra high speed modulator using a coupler of an NRD guide. According to the first preferred embodiment of the present invention, the modulation is conducted by making a binding block at the binding po...
|
|
WO/2002/067452A1 |
A communication device which generates transmission signals and reception signals using two oscillators and at the same time minimizes the generation of spurious components. As shown in Figs. 9A, 9B, VCO2's oscillation frequency fVCO2=N$...
|
|
WO2001026260A9 |
A method that involves comparing an input signal (650) against a first threshold (TH1) and a second threshold (TH2) to generate a first thresholded signal and a second thresholded signal. The first threshold (TH1) is greater than the sec...
|
|
WO2001024537A9 |
A method that involves tracking the maximum peaks of a signal and tracking the minimum peaks of a signal. Then, calculating the midpoint between the maximum and minimum peaks and thresholding the signal against said midpoint. An apparatu...
|
|
WO2001024376A9 |
A sample delay unit (407) stores a plurality of analog to digital converter (401) output samples, which are then averaged to produce a threshold level (410). Then, a comparator (409) repeatedly measures the threshold level (412) relative...
|
|
WO/2002/060058A1 |
A wireless receiver is described having an intermediate frequency (IF) filter that helps the wireless receiver receive a GPS wireless signal or a cellular wireless signal. The wireless receiver also has an IF filter tuning and control ci...
|
|
WO/2002/060107A2 |
Quadrature demodulator (10) and quadrature modulator (30) which comprise a first oscillator (11) and a second oscillator (12), a separate excitation signal being fed to the first osciallator (11) and second oscillator (12) in order to de...
|
|
WO/2002/058257A1 |
A radio communication apparatus performing high quality radio communication by removing the DC offset efficiently with high accuracy by following up variation of the DC offset with time. A DC offset calculating means (11) samples a base ...
|
|
WO/2002/056523A2 |
The present invention is a method and apparatus (Fig. 5) to remove the adverse effects due to the imbalance between inphase and quadrature channels for I-Q demodulators and modulators in multi-carrier systems. A first balancer (510) gene...
|
|
WO/2002/056484A2 |
In a radio receiver, clock distribution changes, that is, enabling or disabling the clock signals to specific circuit blocks at specific times to reduce power consumption, can cause changes in the DC offset level. Knowledge about clock d...
|
|
WO/2002/056585A1 |
A receiver capable of detecting a wave without needing any SAW filter. A multiplier (22) multiplies sin $g(v)¿0?t fed from a local oscillator (26) by a broadcast signal VVSB. A multiplier (24) multiplies cos $g(v)¿0?t the phase of whic...
|
|
WO/2002/056567A2 |
An apparatus for and method of reducing the soft output information packet (96) to be computed by a soft symbol generator. The reduced soft output information packet generated by the soft symbol generator (27) is subsequently used by a s...
|
|
WO/2002/056489A2 |
A system and method for generating a local oscillator (LO) frequency in a zero intermediate frequency (IF) receiver or transmitter is presented. A signal is received from a voltage controlled oscillator (VCO). The signal has a VCO freque...
|
|
WO/2002/056497A2 |
The invention relates to a method for signal processing an amplitude-modulated and/or phase-modulated high-frequency signal (RF signal), according to which the RF signal is divided into two signals (FM1 and FM2) by a relative phase shift...
|
