Title:
ハッキング耐性のあるコンピュータ設計
Document Type and Number:
Japanese Patent JP7027664
Kind Code:
B2
Abstract:
A computer architecture is disclosed for implementing a hacking-resistant computing device. The computing device, which could be a mainframe computer, personal computer, smartphone, or any other computing device suitable for network communication, comprises a first partition and a second partition. The second partition can communicate over a network such as the Internet. In contrast, the first partition cannot connect to the Internet, and can directly communicate only with the second partition or with input/output devices directly connected to the first partition. Further, the first partition segments its memory addressing for program code and hardware-protects it from alteration. The second partition is hardware- limited from reading or writing to the memory addressing of the first partition. As a result, the critical data files and program code stored on the first partition are protected from malicious code affecting the second partition.
More Like This:
| JPH0266655 | MEMORY PROTECTING CIRCUIT |
| JP2003030029 | DATA MANAGING DEVICE |
| WO/2019/204327 | METHODS FOR RESTRICTING READ ACCESS TO SUPPLY CHIPS |
Inventors:
Newman, Frank N.
Newman, Dan
Newman, Dan
Application Number:
JP2017540073A
Publication Date:
March 02, 2022
Filing Date:
February 20, 2017
Export Citation:
Assignee:
PathGuard,Inc.
International Classes:
G06F12/14; G06F21/53
Domestic Patent References:
| JP10083353A | ||||
| JP2007304954A |
Attorney, Agent or Firm:
Makoto Onda
Hironobu Onda
Atsushi Honda
Hironobu Onda
Atsushi Honda
Previous Patent: Circuit board and conductor pattern structure
Next Patent: Transport equipment and transport method
Next Patent: Transport equipment and transport method