Title:
【発明の名称】浮動小数点表示データの演算方法
Document Type and Number:
Japanese Patent JPH0833809
Kind Code:
B2
Abstract:
A computing method of floating-point represented data comprising the step of dividing data x with a n (n>m) bit length into high rank data X min and low rank data alpha with a mutual m bit length, a mantissa part of the high rank data X min leaving the same bits as those of the data x by k bits (k>/= 1) from its initial bit to replace the rest of the bits of X min by zero, the low rank data alpha being formed as X-X min , and computing other data together with the high rank data X min and the low rank data alpha .
More Like This:
| JPH0697432 | Description: Floating-point multiplication circuit |
| JPS62159224 | ARITHMETIC CIRCUIT FOR FLOATING POINT |
| JPH07295793 | MULTIPLIER |
Inventors:
Uemura Masatsugu
Application Number:
JP26300990A
Publication Date:
March 29, 1996
Filing Date:
October 02, 1990
Export Citation:
Assignee:
Fujitsu Ten Co., Ltd.
International Classes:
G06F7/487; G06C15/00; G06F7/00; G06F7/544; G06F7/57; G06F7/76; G10H1/02; H03H17/00; H03H17/02; H03H17/04; (IPC1-7): G06F7/00; G10H1/02
Domestic Patent References:
| JP60189311A | ||||
| JP6069736A | ||||
| JP60536A |
Attorney, Agent or Firm:
Aoki Akira (4 outside)