Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PHASE LOCKED LOOP OSCILLATOR
Document Type and Number:
Japanese Patent JPH02192320
Kind Code:
A
Abstract:

PURPOSE: To attain simplification and miniaturization by omitting a power distributor by providing first, second, and third output terminals, and outputting a second higher harmonic component with signals of fundamental oscillation frequency synchronized with phases opposite to each other.

CONSTITUTION: An oscillation means is provided with two oscillation parts of same constitution which perform oscillation operations synchronized with the phases opposite to each other, and the connection point of both oscillation parts is connected to the first output terminal, and the second higher harmonic component is outputted from the terminal. Also, each of the oscillation parts is connected to the second and third output terminals, and outputs the signal of fundamental frequency synchronized with the phases opposite to each other, and frequency division output can be obtained from a frequency division means corresponding to the output signals of the second and third output terminals. The phase of the frequency division output is compared with that of a reference signal at a phase comparison means, and the oscillation frequency of the oscillation means is controlled based on the above comparison result. In such a way, since the second higher harmonic component can be obtained with the signal of fundamental oscillation frequency synchronized with the phase opposite to each other to operate the frequency division means by the oscillation means, the power distributor can be omitted, and constitution can be simplified and miniaturized.


Inventors:
HIROTA TETSUO
Application Number:
JP1228289A
Publication Date:
July 30, 1990
Filing Date:
January 20, 1989
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NIPPON TELEGRAPH & TELEPHONE
International Classes:
H03L7/18; H03L7/20; (IPC1-7): H03L7/20; H03L7/18
Attorney, Agent or Firm:
Furuya



 
Previous Patent: ABNORMALITY DETECTOR FOR DRIVING CIRCUIT

Next Patent: KEY READER