COMMUNICATION PROCESSING DEVICE, INTEGRATED CIRCUIT, WIRELESS COMMUNICATION TERMINAL, MEMORY CARD, WIRELESS COMMUNICATION DEVICE, AND WIRELESS COMMUNICATION METHOD

Title:

COMMUNICATION PROCESSING DEVICE, INTEGRATED CIRCUIT, WIRELESS COMMUNICATION TERMINAL, MEMORY CARD, WIRELESS COMMUNICATION DEVICE, AND WIRELESS COMMUNICATION METHOD

Document Type and Number:

WIPO Patent Application WO/2015/163419

Kind Code:

A1

Abstract:

[Problem] To implement, with low power consumption, a mechanism that prevents collision problems caused by the use of the same slot. [Solution] A communication processing device that constitutes an embodiment of this invention, where said communication processing device transmits an annunciation signal with a fixed period and communicates using a slot during at least part of the transmission interval of said annunciation signal, is provided with a controlling means that controls said communication processing device so as to: use the annunciation signal to transmit first information that specifies a first wireless communication device for which to change the aforementioned slot and the timing with which said first wireless communication device is to start using the new slot; and, after the transmission of said first information, use a signal other than the annunciation signal to transmit second information that specifies the new slot.

More Like This:

WO/2018/188120	UNLICENSED UPLINK TRANSMISSION METHOD AND APPARATUS
WO/2022/187129	FLEXIBLE UPLINK CONTROL INFORMATION (UCI) TRANSMISSION WITH PHYSICAL UPLINK SHARED CHANNEL (PUSCH)
JP6848084	Terminal data reception methods and devices in wireless communication systems

Inventors:

MATSUO RYOKO (JP)
NAKANISHI TOSHIYUKI (JP)
NABETANI TOSHIHISA (JP)
TANAKA HIROKAZU (JP)

Application Number:

PCT/JP2015/062402

Publication Date:

October 29, 2015

Filing Date:

April 23, 2015

Export Citation:

Click for automatic bibliography generation Help

Assignee:

TOSHIBA KK (JP)

International Classes:

H04W72/12; H04W4/04; H04W72/04

Foreign References:

JP2007158529A	2007-06-21
JP2012503894A	2012-02-09
JP2007521766A	2007-08-02

Other References:

YUTA FUJIURA ET AL.: "BAN ni Okeru Iryo-yo Joho no Chien Jikan o Hosho shita MAC Protocol ni Kansuru Kenkyu", PROCEEDINGS OF THE 33RD SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS [ CD-ROM ], PROCEEDINGS OF THE 33RD SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS (SITA2010, 30 November 2010 (2010-11-30), pages 398 - 403

Attorney, Agent or Firm:

KATSUNUMA Hirohito et al. (JP)
Katsunuma Hirohito (JP)

Download PDF:

View/Download PDF PDF Help

Previous Patent: PLATE MATERIAL MACHINING DEVICE AND PLATE MATERIAL MACHINING METHOD

Next Patent: OPTICAL SENSOR