Title:
DATA SAMPLING CIRCUIT, DATA RECEIVING CIRCUIT, AND MEMORY
Document Type and Number:
WIPO Patent Application WO/2024/045269
Kind Code:
A1
Abstract:
A data sampling circuit, a data receiving circuit, and a memory. The data sampling circuit comprises: a comparison circuit and an adjustable driving circuit, wherein the comparison circuit is configured to receive first data, second data and a clock signal, compare the first data with the second data in response to the clock signal, and output a comparison result signal; the adjustable driving circuit is electrically connected to the comparison circuit, and is configured to receive the comparison result signal and an adjustment signal, drive the comparison result signal and output a first output signal; and a threshold voltage of the adjustable driving circuit is controlled by means of the adjustment signal.
More Like This:
| WO/1996/039746 | CIRCUIT AND METHOD FOR PROVIDING PROGRAMMABLE HYSTERESIS LEVELS |
| WO/2022/242019 | PIN STATE CONFIGURATION CIRCUIT AND CONFIGURATION METHOD, AND ELECTRONIC DEVICE |
| WO/2021/103500 | COMPARATOR |
Inventors:
ZHANG ZHIQIANG (CN)
EOM YOONJOO (CN)
EOM YOONJOO (CN)
Application Number:
PCT/CN2022/124414
Publication Date:
March 07, 2024
Filing Date:
October 10, 2022
Export Citation:
Assignee:
CXMT CORP (CN)
International Classes:
H03K5/24
Foreign References:
| CN115133932A | 2022-09-30 | |||
| CN104718699A | 2015-06-17 | |||
| US5227679A | 1993-07-13 | |||
| US4701938A | 1987-10-20 |
Attorney, Agent or Firm:
CHINA PAT INTELLECTUAL PROPERTY OFFICE (CN)
Download PDF: