Title:
EFFECTIVE RANDOM FAULT INJECTION METHOD FOR MEMORY CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2021/175099
Kind Code:
A1
Abstract:
The present invention provides an effective random fault injection method for a memory circuit. The method comprises the following steps: step 1, extracting all possible fault nodes with a Perl language, modifying the names of all fault nodes, and generating a new file; step 2, randomly selecting one or more fault nodes in the node file, and inserting resistance random resistors into the nodes; and step 3, generating a new memory netlist file with random fault injection completed after the resistor is inserted. According to the method, the netlist after the fault injection can be generated, and random fault injection is realized. The random fault injection method is characterized in that the node position of the fault injection circuit is random, the fault injection quantity is random, and the resistance value of the injection resistor is random, and the method is a feasible method, and can effectively verify the fault coverage of a test algorithm.
More Like This:
| JPH1011996 | MEMORY TESTING DEVICE |
| JPH06313794 | SEMICONDUCTOR MEMORY TESTER |
| JP2001504626 | Description: A memory tester with data compression. |
Inventors:
CAI ZHIKUANG (CN)
YU HAOJIE (CN)
ZHOU ZHENG (CN)
WANG YING (CN)
WANG ZIXUAN (CN)
XIE ZUSHUAI (CN)
LIU LU (CN)
GUO YUFENG (CN)
YU HAOJIE (CN)
ZHOU ZHENG (CN)
WANG YING (CN)
WANG ZIXUAN (CN)
XIE ZUSHUAI (CN)
LIU LU (CN)
GUO YUFENG (CN)
Application Number:
PCT/CN2021/075704
Publication Date:
September 10, 2021
Filing Date:
February 07, 2021
Export Citation:
Assignee:
UNIV NANJING POSTS & TELECOMMUNICATIONS (CN)
International Classes:
G11C29/56
Foreign References:
| CN111243657A | 2020-06-05 | |||
| CN108363894A | 2018-08-03 | |||
| CN110570896A | 2019-12-13 | |||
| CN108257645A | 2018-07-06 | |||
| CN108766501A | 2018-11-06 | |||
| US20190013085A1 | 2019-01-10 |
Other References:
PAN XIONG, DENG WEI, YUAN ZHENG-GUO, LI AN-QI, WANG LEI: "Simulation and Evaluation of SEU Effects in SRAM-based FPGA with Random Fault Injection", WEIDIANZIXU YU JISUANJI - MICROELECTRONICS AND COMPUTER, WEI DIAN ZI XUE YU JI SUAN JI BIAN JI BU, CN, vol. 35, no. 7, 31 July 2018 (2018-07-31), CN, pages 23 - 27, XP055842284, ISSN: 1000-7180, DOI: 10.19304/j.cnki.issn1000-7180.2018.07.005
Attorney, Agent or Firm:
NANJING ZHENGLIAN INTELLECTUAL PROPERTY AGENCY CO.,LTD. (CN)
Download PDF: