INTEGRATED CIRCUIT STRUCTURE, MEMORY AND INTEGRATED CIRCUIT LAYOUT

Title:

INTEGRATED CIRCUIT STRUCTURE, MEMORY AND INTEGRATED CIRCUIT LAYOUT

Document Type and Number:

WIPO Patent Application WO/2023/123649

Kind Code:

A1

Abstract:

The embodiments of the present disclosure relate to the technical field of semiconductors. Provided are an integrated circuit structure, a memory and an integrated circuit layout. The integrated circuit structure comprises: a data pad; an electrostatic bleeder circuit, which is located on one side of the data pad, and is electrically connected to the data pad; a first transmission circuit, which is located on the side of the electrostatic bleeder circuit that faces the data pad, and is electrically connected to the electrostatic bleeder circuit by means of a first bus; and a second transmission circuit, which is located on the side of the electrostatic bleeder circuit that is away from the first transmission circuit, and is electrically connected to the electrostatic bleeder circuit by means of a second bus, wherein one of the first transmission circuit and the second transmission circuit is used for transmitting data from the data pad to a storage array, and the other one of the first transmission circuit and the second transmission circuit is used for receiving the data from the storage array and transmitting same to the data pad. The embodiments of the present disclosure at least are conducive to shortening the lengths of a first bus and a second bus, thereby reducing the overall parasitic capacitance and layout area of an integrated circuit structure.

More Like This:

JP2006202484	256 MEG DYNAMIC RANDOM ACCESS MEMORY
JP3553736	MEMORY CIRCUIT HAVING WIRING ROUTE SUITABLE FOR MOUNTING TEST, ITS TESTING METHOD, AND WIRING EQUIPMENT
JPH09212414	DETECTING DEVICE FOR CONFIGURATION OF MEMORY

Inventors:

XU JING (CN)
GUO YINGDONG (CN)
GAO ENPENG (CN)

Application Number:

PCT/CN2022/078102

Publication Date:

July 06, 2023

Filing Date:

February 25, 2022

Export Citation:

Click for automatic bibliography generation Help

Assignee:

CHANGXIN MEMORY TECH INC (CN)

International Classes:

G11C5/06; H01L27/02

Foreign References:

CN113362882A	2021-09-07
CN110060721A	2019-07-26
CN212392002U	2021-01-22
CN108987385A	2018-12-11
CN111243641A	2020-06-05
US20180240506A1	2018-08-23

Attorney, Agent or Firm:

SHANGHAI CHENHAO INTELLECTUAL PROPERTY LAW FIRM GENERAL PARTNERSHIP (CN)

Download PDF:

View/Download PDF PDF Help

Previous Patent: CONVOLUTIONAL NEURAL NETWORK ACCELERATION METHOD AND SYSTEM BASED ON CORTEX-M PROCESSOR, AND MEDIUM

Next Patent: PACKAGING STRUCTURE AND INTEGRATED CIRCUIT BOARD