| Document |
Document Title |
|
WO/2024/093037A1 |
The present invention provides a memory, comprising a first-stage amplifying circuit, connected to a bit line and a complementary bit line, and used for amplifying a voltage difference on the bit line and the complementary bit line; a se...
|
|
WO/2024/096356A1 |
The present invention relates to a fluorine-based compound, a photopolymerizable composition, a hologram recording medium, a preparation method therefor, and an optical device comprising same. The fluorine-based compound is included in a...
|
|
WO/2024/093051A1 |
The present disclosure provides a sense amplifier, a memory, and a control method for the sense amplifier. The sense amplifier comprises an amplification module and an offset elimination module; the offset elimination module is connected...
|
|
WO/2024/093045A1 |
A memory, comprising: N storage arrays, which are sequentially arranged, wherein at least one storage array is a redundant array, at least one storage array is a main storage array, and the redundant array is used for replacing a faulted...
|
|
WO/2024/097055A1 |
Data storage systems may include a chassis with a first end and a second end. One or more fans may be positioned at the first end of the chassis. At least one storage media device may be positioned inside the chassis and behind the at le...
|
|
WO/2024/097056A1 |
Mechanisms for prioritizing read commands over write commands to a storage device are provided, the mechanisms comprising; determining counts of read commands targeting a plurality of portions of the storage device; calculating a thresho...
|
|
WO/2024/097622A1 |
A storage system is provided. The storage system includes a plurality of non-volatile memory modules; a storage controller operatively coupled to the plurality of non-volatile memory modules, the storage controller comprising a processor...
|
|
WO/2024/093020A1 |
The present disclosure relates to the field of semiconductor structures and layout design, and in particular, to a data buffer circuit structure, a layout structure of a multi-data buffer circuit, and a memory. The data buffer circuit st...
|
|
WO/2024/096358A1 |
The present invention relates to a hologram recording medium, and an optical element comprising same. The hologram recording medium not only has excellent optical recording characteristics, but also exhibits excellent transparent optical...
|
|
WO/2024/094897A1 |
The present invention relates to a phonograph record (otherwise known in the art as a vinyl record, or "vinyl", or an LP) which is biodegradable, compostable and/or comprises a bioplastic. The record has a resin or polymer composition ma...
|
|
WO/2024/094052A1 |
An audio/video editing method and apparatus, an electronic device (500), and a storage medium. The method comprises: when it is detected that audio/video data to be edited is triggered to be played, acquiring each audio/video editing plu...
|
|
WO/2024/093213A1 |
The present application relates to the technical field of solid state disks, and disclosed thereby are a method and apparatus for determining retention time of offline data, a device, and a medium. The method comprises: when an SSD is po...
|
|
WO/2024/092400A1 |
Provided are a drive circuit, a display panel, and a display apparatus. The drive circuit comprises a first output circuit (11) and a first pull-up node control circuit (12). The first output circuit (11) is separately and electrically c...
|
|
WO/2024/092537A1 |
A method of configuring an on-die termination circuit in each non-volatile memory die of a plurality of non-volatile memory dice that have one or more pads coupled in common, includes determining, by each of the non-volatile memory dice ...
|
|
WO/2024/096357A1 |
The present invention relates to a fluorine-based compound, a photopolymerizable composition, a hologram recording medium, a method for manufacturing same, and an optical element comprising same. When the fluorine-based compound is conta...
|
|
WO/2024/097722A1 |
Various 3D memory cells, array architectures, and processes are disclosed. In an embodiment, a memory cell structure is provided that includes a vertical bit line, a first semiconductor layer surrounding a first portion of the vertical b...
|
|
WO/2024/096361A1 |
The present invention relates to a hologram recording medium and an optical element comprising same. The hologram recording medium is not only excellent in terms of optical recording characteristics, but also has transparent optical prop...
|
|
WO/2024/093017A1 |
A memory and a control method. The memory comprises: a primary amplification circuit (100) connected to a bit line and a complementary bit line and used for amplifying a voltage difference on the bit line and the complementary bit line; ...
|
|
WO/2024/096360A1 |
The present invention relates to a photopolymer composition, a hologram recording medium, a method for preparing same, and an optical element comprising same. The photopolymer composition contains an electron donor having reaction energy...
|
|
WO/2024/093407A1 |
Disclosed are a time delay circuit and a storage system. The time delay circuit comprises: a temperature measurement module, which is configured to measure, when a memory array is in a refresh mode, the temperature of the memory array be...
|
|
WO/2024/093044A1 |
Provided in the present disclosure is a memory. The memory comprises: N storage arrays, which are sequentially arranged, the N storage arrays being respectively marked as a first storage array, a second storage array, …, an ith storage...
|
|
WO/2024/093123A1 |
Disclosed are a sense amplifier and a control method. A sense module is connected to a bitline and a complementary bitline, an equalization module is connected to a read complementary bitline, a read bitline and a precharge power supply ...
|
|
WO/2024/093753A1 |
A device structure for a phase-change memory device is disclosed. The device structure includes a top electrode, a phase-change material that is recessed between two layers of resistive liner material, and a conductive material. The cond...
|
|
WO/2024/090882A1 |
The present invention relates to a transient-based sidechain audio watermark coding system and comprises: a bit code generation unit that generates watermark code for a watermark message, i.e., generates watermark code comprising a plura...
|
|
WO/2024/089489A1 |
The present disclosure includes systems and methods for reducing rewrite overhead in a sequential access storage system. The method may comprise writing a data set to a sequential access medium using a magnetic head, wherein the data set...
|
|
WO/2024/088101A1 |
Provided in the present disclosure are a semiconductor structure and a memory. The semiconductor structure comprises N memory array tiles and N-1 readout amplification modules; with regard to first and Nth memory array tiles, memory cell...
|
|
WO/2024/091950A1 |
Embodiments disclosed herein are directed computing systems for solving Boolean satisfiability (SAT). In some embodiments, the computing systems may be all-optical computing systems. Operations within the computing systems may be based o...
|
|
WO/2024/090286A1 |
The purpose of the present invention is to provide a magnetic recording cartridge with which, even when driving is performed a plurality of times in high-temperature environments, adhesion of matter does not occur, and damage to a magnet...
|
|
WO/2024/087461A1 |
An anti-fuse structure and a method for forming same, and a memory. The anti-fuse structure comprises a substrate (1), a first dielectric layer (21), a second dielectric layer (22), a first groove (201), a second groove (202), a first di...
|
|
WO/2024/087130A1 |
Provided are a shift register unit, a gate driving circuit and a display apparatus, belonging to the technical field of display. In the shift register unit, an input circuit can control the potential of a first node (N1) and the potentia...
|
|
WO/2024/089570A1 |
Provided is a new semiconductor device. This semiconductor device has: a memory cell circuit having a first transistor and a capacitive element; and a read-out circuit having a second transistor and a third transistor. An element layer i...
|
|
WO/2024/091233A1 |
Methods, systems, and apparatus for a system-level repair sharing serial interface to function with external programs and software for the repairing of memory. One of the methods includes assigning shadow memories that are read through t...
|
|
WO/2024/087820A1 |
A driver (100), a magnetic tape device (200) and a magnetic tape storage system (1000). The driver (100) comprises: a first driving mechanism (110), which is adapted to drive a magnetic tape (220) in the magnetic tape device (200) to win...
|
|
WO/2024/091728A1 |
A transmitter circuit includes a first driver circuit configured to drive an input/output pad in an integrated circuit device, the first driver circuit including a thin-oxide transistor configured to couple the input/output pad to a firs...
|
|
WO/2024/090063A1 |
A drawing device according to one aspect of the present disclosure comprises a light source unit and a scanning unit. The scanning unit irradiates a surface of a recording medium with a plurality of laser beams generated by the light sou...
|
|
WO/2024/087528A1 |
Disclosed are a data transmission circuit, a circuit control method, and a memory. The data transmission circuit comprises a plurality of buffer circuits (9) and at least one control circuit (4). Each buffer circuit (9) comprises a write...
|
|
WO/2024/090370A1 |
According to the present disclosure, it is possible to achieve a magnetic domain wall moving element capable of improving a magnetic domain wall moving speed. A magnetic domain wall moving element according to one embodiment of the prese...
|
|
WO/2024/087469A1 |
Embodiments of the present disclosure provide a memory test method, a test circuit, and a memory. The method comprises: acquiring a first write column address of test data to be written; setting at least one two-bit signal in the first w...
|
|
WO/2024/087145A1 |
A memory device and addressing method thereof. The memory device includes a plurality of memory banks. Each of the memory banks includes an array of memory cells with N columns, where N is a positive integer, an addressing module configu...
|
|
WO/2024/091645A1 |
Systems, methods, and curriculum for simulating semiconductor production and associated methods of using the same on a wafer suitable to produce a semiconductor. One or more barriers of a central laboratory hub of the system separate sta...
|
|
WO/2024/087877A1 |
A storage device, a data search method and a system. In the present application, a medium controller in a storage device instructs a medium chip in the storage device to store first target data; after extending the first target data, the...
|
|
WO/2024/087140A1 |
A memory device includes a first word line, a memory cell array including a first set of phase-change memory (PCM) cells electrically connected to the first word line, and a word line driver electrically connected to the first set of PCM...
|
|
WO/2024/087144A1 |
In certain aspects, a memory device includes an array of memory cells columns and rows, word lines respectively coupled to rows of the memory cells, bit lines respectively coupled to the columns of the memory cells, and a peripheral circ...
|
|
WO/2024/087143A1 |
A memory device and addressing method thereof. The memory device includes a plurality of memory banks. Each of the memory banks includes an array of memory cells with N columns, where N is a positive integer, an addressing module configu...
|
|
WO/2024/090309A1 |
This sound output device comprises a storage unit that stores external sound data, and a control unit. The control unit divides the external sound data into a plurality of sound parts, localizes at least some of the plurality of sound pa...
|
|
WO/2024/090340A1 |
Provided is a magnetic recording medium capable of achieving superior electromagnetic conversion characteristics. The magnetic recording medium is a tape-shaped magnetic recording medium, and comprises a substrate and a magnetic layer....
|
|
WO/2024/087511A1 |
Embodiments of the present disclosure provide a test structure, a die stack structure, and a test method. At least two dies in the die stack structure form a test group; each test group is provided with a test circuit; each die in the te...
|
|
WO/2024/090255A1 |
The purpose of the present invention is to provide a magnetic recording cartridge which is suitable for preservation and running in a high-temperature environment. The magnetic recording cartridge comprises a cartridge case, a reel, an...
|
|
WO/2024/087781A1 |
The present disclosure provides a command decoding circuit and a semiconductor memory, comprising using a first clock signal and a second clock signal to carry out processing on a chip selection signal and outputting a first control sign...
|
|
WO/2024/090258A1 |
The purpose of the present invention is to provide a magnetic recording cartridge suitable for storage and running under high-temperature environments. This magnetic recording cartridge comprises a cartridge case, a reel, and a magneti...
|
