| Document |
Document Title |
|
JP5919712B2 |
|
|
JP5920034B2 |
|
|
JP2016076777A |
To provide a signal processing apparatus and a transmitter capable of reducing the scale of a circuit for converting a unipolar signal, obtained by ΔΣ modulation, into an RF signal.A transmitter 10 includes a logic circuit 12 for modul...
|
|
JP5915459B2 |
|
|
JP5915392B2 |
|
|
JP2016058974A |
To provide an operational amplifier capable of improving settling characteristics while suppressing power consumption from increasing.A digital adaptive control bias circuit 2 temporarily increases the bias amount of the operational ampl...
|
|
JP5905825B2 |
In order to improve radio characteristic in a transmitter, there are included a ΔΣ modulation means that ΔΣ modulates a given input signal; and a control means that changes parameters of the ΔΣ modulation means in accordance with a...
|
|
JP5892162B2 |
To provide a digital modulator including: a signal adjuster (105) which is provided with a plurality of output lines, and which outputs, to the output line, which corresponds to a range to which a level of an input signal belongs, a sign...
|
|
JP5883181B2 |
A digital/analog conversion apparatus to convert a digital signal into an analog signal. The digital/analog conversion apparatus can generate a high-quality analog signal, even when elements configuring the digital/analog conversion appa...
|
|
JP5874432B2 |
|
|
JP5869621B2 |
|
|
JP5854221B2 |
|
|
JP5846225B2 |
Provided is a circuit which can correct an output state in real time and reduce influences of distortion/noise components generated by a delay device. A signal modulation circuit includes a subtracter, an integrator, a phase inverting ci...
|
|
JP5846194B2 |
|
|
JP2016500967A |
Systems and methods for defining and parameterizing signals or system responses using finite innovation rate (FRI) signal processing are described herein. Delta-sigma modulators are used at low sampling rates to digitize analog signals f...
|
|
JP5844294B2 |
A hardware-efficient transceiver. The transceiver includes a digital circuit for converting baseband signals to intermediate frequency signals. A signal source provides a first periodic signal of a first frequency. A direct digital synth...
|
|
JP5841242B2 |
A base band to frequency up-converter is described wherein the base band to frequency up-converter comprises a first input for receiving a first base band signal of first base band samples and a second input for receiving a second base b...
|
|
JP5835172B2 |
To reduce memory capacity for storing AD conversion data of a result obtained by performing AD conversion of an analog signal in each fixed time.In an engine control device, an AD converter in a microcomputer performs AD conversion of an...
|
|
JP5836020B2 |
An arithmetic operation circuit provided in a delta-sigma modulator of a delta-sigma A/D converter includes two reference capacitors which are respectively provided at a positive side input node and a negative side input node of an opera...
|
|
JP2015207805A |
To increase signal quality while suppressing increase of a circuit scale.A phase difference detector 210 detects a phase difference between an input signal at a predetermined frequency and a feedback signal. In an oscillator 240, having ...
|
|
JP5812774B2 |
|
|
JP5815863B2 |
|
|
JP2015201744A |
To provide a delta-sigma A/D conversion processing device capable of implementing error compensation with an accuracy lack of a reference voltage value at low cost.In the delta-sigma A/D conversion processing device, a delta-sigma modula...
|
|
JP5811153B2 |
An input signal is quantized by a quantizer after being passed through plural loop filters. A last-stage loop filter is formed of an operational amplifier for generating an output signal, a sampling capacitor for sampling the input signa...
|
|
JP5803698B2 |
A modulator that quantizes a first signal into a quantized signal having a plurality of bits includes an integrator performing sampling on the first signal in a first period, and to integrate a difference between the first signal and a r...
|
|
JP5791536B2 |
|
|
JP5788292B2 |
|
|
JP5786976B2 |
|
|
JP5786623B2 |
|
|
JP5785127B2 |
|
|
JP5768072B2 |
|
|
JP2015146604A |
To provide a digital-analog conversion interface circuit that generates an analog signal having an adjustable time response and introduces minimum additional ripple.An interface circuit includes a time response adjustment circuit 312, a ...
|
|
JP5758434B2 |
|
|
JP2015142156A |
To make linearity of ADC conversion characteristics of a ΔΣ ADC circuit excellent.Input capacitance CIN of a switched capacitor circuit 1 as an input circuit is configured by connecting in parallel a first capacitor formed by connectin...
|
|
JP5754550B2 |
The present invention relates to a delta-sigma-modulator and a delta-sigma-A/D converter. By speeding up the settling time constant of an integrator at the last stage with a simple configuration, the sampling frequency is sped up in the ...
|
|
JP5752293B2 |
A continuous-time delta sigma modulator, having an integrator and a comparator clocked with a clock frequency that are connected in a feedback loop, having a voltage source that is connected to the comparator for applying a threshold vol...
|
|
JP5752764B2 |
An interface circuit for converting a digital signal to an analog signal. The interface circuit includes a time response adjustment circuit, a modulator, and a filter. The time response adjustment circuit receives the digital signal and ...
|
|
JP5747689B2 |
|
|
JP5735981B2 |
Provided are, among other things, systems, apparatuses, methods and techniques for converting a discrete-time quantized signal into a continuous-time, continuously variable signal. An exemplary converter preferably includes: (1) multiple...
|
|
JP2015109528A |
To provide an amplifier, a transmitter and an amplification method that implement a simple configuration.A DPD amplifier 10 has an OS section 11, an IMDLUT section 12, a DS section 14, an addition section 15 and an HPA 17. The OS section...
|
|
JP5733027B2 |
An analog-to-digital conversion apparatus includes: a first analog-to-digital converter configured to convert an input analog signal into a digital signal; a second analog-to-digital converter configured to convert an analog signal gener...
|
|
JP5727183B2 |
Example embodiments are directed to an analog-to-digital converter (ADC) that controls a gain by changing a system parameter, an image sensor including the ADC and a method of operating the ADC. The ADC includes a sigma-delta modulator w...
|
|
JP2015099964A |
To provide a signal processor capable of reducing noises generated at a switching point when switching two sigma-delta modulation signals.The signal processor includes: a signal coincidence detection section that detects samples having c...
|
|
JP5721155B2 |
A digital/analog conversion apparatus to convert a digital signal into an analog signal. The digital/analog conversion apparatus can generate a high-quality analog signal, even when elements configuring the digital/analog conversion appa...
|
|
JP5722443B2 |
A capacity measuring circuit includes a measuring voltage source configured to feed a sinusoidal voltage signal to a first terminal of a capacity to be measured so as to cause a temporal change in a charge stored on the capacity to be me...
|
|
JP5711719B2 |
|
|
JP5711706B2 |
|
|
JP5696508B2 |
A delta-sigma modulator is disclosed herein. By way of example, the delta-sigma modulator includes a plurality of integrators configured to be connected in cascade to the input of an analog signal, a quantifier configured to quantify an ...
|
|
JP5695629B2 |
|
|
JP5688184B2 |
|
