To improve precision of a pulse signal period.
In the timing of level transition when a second period voltage Vsaw2 becomes equal with a main reference voltage Vmain, a first period voltage generating circuit 74 starts a first monotonous change period during which a voltage value of a first period voltage Vsaw1 monotonously increases from 0 that is an initial value toward a voltage value of the main reference voltage Vmain. In the timing of level transition of a first main switching signal S11 when the first period voltage Vsaw1 becomes equal with the main reference voltage Vmain, a second period voltage generating circuit 76 starts a second monotonous change period during which a voltage value of a second period voltage Vsaw2 monotonously increases from 0 that is an initial value toward the voltage value of the main reference voltage Vmain.
JP3036756 | [Title of Invention] Oscillation circuit |
JPH10213631 | SEMICONDUCTOR INTEGRATED CIRCUIT |
WO/2004/055968 | TEMPERATURE COMPENSATED R-C OSCILLATOR |
JPH03182115A | 1991-08-08 | |||
JPH0677781A | 1994-03-18 | |||
JP2006140988A | 2006-06-01 | |||
JP2003188693A | 2003-07-04 | |||
JPH06222089A | 1994-08-12 | |||
JPH0989944A | 1997-04-04 | |||
JPS56168168A | 1981-12-24 | |||
JPS54134350A | 1979-10-18 | |||
JPS6157111A | 1986-03-24 | |||
JPS56100516A | 1981-08-12 | |||
JP2004128759A | 2004-04-22 |