| Document |
Document Title |
|
WO/2006/061204A1 |
The invention relates to a mixing circuit comprising a charge circuit (LC), an oscillating circuit inlet step (S1, S2) which is connected to a circuit which feeds an oscillating signal, and a signal inlet step (DTS1, DTS2). The oscillati...
|
|
WO/2006/063358A1 |
Receiver architectures and methods of processing harmonic rich input signals employing harmonic suppression mixers are disclosed herein. The disclosed receivers, mixers, and methods enable a receiver to achieve the advantages of switchin...
|
|
WO/2006/056486A1 |
In an analogue-digital converter having two quadrature channels I and Q each comprising an associated input (301, 301') and an associated output (303, 303'), a complex analogue input signal is converted into a complex digital output sign...
|
|
WO/2006/057890A2 |
An algorithm for correcting the output of an analog I/Q demodulator (10) without the need for calibration or storing state information. The output of the analog I/Q demodulator (10) is digitized, and the discrete-time samples are divided...
|
|
WO/2006/056955A1 |
A mixer circuit (102) for use in radio frequency (RF) equipment is disclosed. The mixer comprises a current source (Io) and a differential amplifier (Ql, Q2) connected to the current source and having input terminals (RF+, RF-) for recei...
|
|
WO/2006/054364A1 |
A technique of designing a complex transfer function realized by a passive RC complex filter while completely taking the feature of the proto-type lowpass characteristic. As a first step, a proto-type lowpass characteristic F(p) having a...
|
|
WO/2006/055403A1 |
An RFID circuit comprises an RF carrier signal source (20), a hybrid (44) coupled to the RF carrier signal source operable to generate an in-phase and a quadrature phase component of the RF carrier signal, a switch (42) coupled to the hy...
|
|
WO/2006/052404A2 |
A step-size estimator for controlling the step-size of an adaptive equalizer incorporated in a transceiver, (e.g., a wireless transmit/receive unit (WTRU)). The step-size estimator updates at least one adaptive equalizer tap used by the ...
|
|
WO/2006/051499A2 |
The process distinguishes image rays and actual rays generated in a frequency converting device from frequency rays of an input signal. The frequency converting device comprises at least a mixer (2) mixing the input signal and a signal p...
|
|
WO/2006/049103A1 |
An FM receiver comprising an arc tangent detector and an ARC part and capable of improving the S/N ratio and the like in spite of a change in reception environment. A variable attenuation circuit (15) is provided between an ARC part (16)...
|
|
WO/2006/050181A2 |
A system (10) for communicating a direct sequence spread specturm signal, a related transmitter (12), a related receiver (14), and methods associated therewith are provided in various embodiments. A data rate vector, a processing gain ve...
|
|
WO/2006/044373A1 |
A receiver (100) configured to selectively receive an RF signal from an operating band having a plurality of RF channels. The receiver (100) is configured to upconvert (200) the desired RF channel to an intermediate frequency (IF) greate...
|
|
WO/2006/040997A1 |
A base of a bipolar transistor (1) connected to an RF terminal (13), an IF terminal (9) and an LO terminal (6) is connected to a power supply (16) through a power supply switch (11). When the power supply switch (11) is turned on and an ...
|
|
WO/2006/040453A2 |
The demodulator by direct frequency conversion comprises a vector addition device having: a first circuit (1) that furnishes, starting from a first AC signal (LO), a respective AC signal to n outputs that are not all of the same amplitud...
|
|
WO/2006/039187A2 |
A sigma-delta based phase lock loop device is provided that includes a phase frequency detector (PFD), a charge pump and a voltage controlled oscillator. The PDF to receive a reference signal and a feedback signal and to output signals b...
|
|
WO/2006/037682A1 |
The invention concerns a device and a method for determining propagation time between transmission and reception of a signal (RF), in particular for measuring a distance or interrogating a surface wave component. The inventive device com...
|
|
WO/2006/035276A2 |
An integrated circuit includes an RF receiver has a direct-conversation down-converter and demodulator architecture with an integrated low noise amplifier (LNA) for operation in a frequency band of interest (cellular) and provisions for ...
|
|
WO/2006/034186A1 |
A partial response maximum likelihood (PRML) data detecting in a magnetic recording storage device is carried out with a preliminary measuring of write-read channel responses to all nonzero binary combinations of a given length. Decoding...
|
|
WO/2006/034021A1 |
An embodiment is directed to a zero IF down converter circuit. The circuit comprises a voltage-to-current converter, a mixer, and a suppression circuit. The voltage-to-current converter converts an RF voltage signal to an RF current sign...
|
|
WO/2006/032932A1 |
This invention generally relates to radio frequency circuits, more particularly to circuits such as amplifier circuits, having a high dynamic range. Embodiments of the invention are particularly suitable for use in the front end of a Bro...
|
|
WO/2006/021940A2 |
Systems and methods according to the present invention provide methods for wireless communications and devices associated therewith which vary the intermediate frequency based upon the particular channel and/or system with which a wirele...
|
|
WO/2006/020795A1 |
A signal sampler and method for high-speed input sampling of a signal are disclosed. A first sampler samples a data signal at a rising edge of a clock signal and generates a first sampled signal. A second sampler samples the data signal ...
|
|
WO/2006/018936A1 |
An FM detection circuit comprising an unbalancing/balancing conversion circuit (2), a signal synthesizing circuit (3), a parallel circuit consisting of a first diode (D1) and a resonator (X1) and connected between the first balanced outp...
|
|
WO/2006/017460A2 |
Systems and methods provide synchronization techniques across a number of communication channels. For example, in accordance with an embodiment of the present invention, a synchronization scheme is disclosed for synchronizing across mult...
|
|
WO/2006/014342A2 |
Detecting a packet transmission is disclosed. A first plurality of detection metrics is determined using a first signal having a first synchronization waveform received on a first band. A second plurality of detection metrics is determin...
|
|
WO/2006/012245A1 |
A wireless receiver comprising an input signal path (101), a circuit (113) for producing in-phase and quadrature components, and an estimator (204) for periodically estimating an imbalance in amplitude between the in-phase and quadrature...
|
|
WO/2006/008685A1 |
A demodulator circuit (DMOD) for amplitude-modulated signals is defined which comprises a threshold switch module (SWS), wherein a signal output (SA) of the threshold switch module (SWS) is connected to the output (DA) of the demodulator...
|
|
WO/2006/005262A1 |
A method for automatically configuring terminal equipment is disclosed, in order to solve the problem of low efficiency of configuration management of terminal equipment in prior art. The method is that: after terminal equipment being po...
|
|
WO/2006/002945A1 |
A double balanced mixer has a DC detection circuit connected to receive the output of the mixer core. The detected level is applied to adjust the duty cycle of the transistors of the mixer core. In one example, this adjusting level is ad...
|
|
WO/2006/003031A1 |
A digital output signal of central frequency (f- fo) of maximum amplitude Smax is produced by mixing a digital input signal of central frequency (f), comprising a real input component and an imaginary input component, with a digital mixi...
|
|
WO/2006/002994A1 |
An N-phase radio receiver front-end for converting an input signal having a first frequency to output signals having a second frequency, and a method for converting an input signal in an N-phase radio receiver front-end. An input port of...
|
|
WO/2005/125136A1 |
A receiver for orthogonal frequency division multiplexing signals, including an A/D converter (52) for converting receiver analog signals to a digital signal data stream, wherein the digital signal data stream includes symbols separated ...
|
|
WO/2005/125135A2 |
A method of computing an inversion (X) of a nearly Toeplitz n by n matrix (A). A perturbation matrix (E) is first determined such that the sum of the nearly Toeplitz matrix (A) and the perturbation matrix (E) is a Toeplitz matrix (T). Th...
|
|
WO/2005/125025A1 |
Signal processing apparatus (100/200) suitable for performing front-end signal processing in a multi-channel receiving device such as a multi-channel television signal receiver utilizes a cost-effective and scaleable architecture. Accord...
|
|
WO/2005/122391A1 |
The invention relates to a method and a circuit arrangement for prevention of interfernce in intermediate frequency signals in an AM receiver comprising a mixer, whereby a high frequency signal supplied to the mixer is blanked on interfe...
|
|
WO/2005/119902A1 |
An image removing circuit which can remove an image signal without being affected by element variance generated upon manufacture of elements such as resistance and capacitor. The image removing circuit is composed of a first mixer part (...
|
|
WO/2005/119901A1 |
A wireless receiver (200) for receiving and demodulating a frequency modulated RF signal by a direct conversion procedure comprising an input signal path (101), a local oscillator (111), a first mixer (107) for mixing an output reference...
|
|
WO/2005/119910A2 |
A system and method to transport high bit-rate data over wired or wireless means using specially modulated radio frequency carrier waves using an integer cycle or impulse modulation detection method where the signal to be demodulated is ...
|
|
WO2005101656B1 |
A method of controlling the operation of an equalizer (210, 216), wherein the equalizer is adapted to receive a transmitted signal (76, 78) comprising at least one predetermined sequence of symbols, includes the step of developing a set ...
|
|
WO/2005/117252A2 |
A communications system (200) comprises a local oscillator (220) configured to generate a local oscillator output (fLO)and a signal processing component (210) coupled to the local oscillator. The signal processing component is configured...
|
|
WO/2005/117485A1 |
A volume adjusting part (20) adjusts the volume in accordance with the operational amount of a volume operator (44). A howling detecting part (52) detects the occurrence of a howling accompanying a volume change using the volume adjustin...
|
|
WO/2005/112251A1 |
A calibration device (CC) is coupled to a balanced circuit device (MC) comprising first and second outputs respectively provided with first (Z1) and second (Z2) load impedance means. This calibration device (CC) comprises adjusting means...
|
|
WO/2005/112250A2 |
A method of encoding data for transmission from a source to a destination over a communications channel (145) is provided. The method operates on an ordered set of input symbols (205) and includes generating a plurality of redundant symb...
|
|
WO/2005/112281A1 |
A method and system for dynamically shifting spurious tones away from the desired frequency in a virtual local oscillator receiver, such that any undesired signal residing at such spurious tones are effectively delineated from the desire...
|
|
WO/2005/112282A1 |
A signal processing apparatus comprises an input terminal (21) for receiving an input signal; a high-pass filter (23) for blocking the DC components of the input signal; an output terminal (22) for outputting, as an output signal, the si...
|
|
WO/2005/109625A2 |
An analog video receiver implemented in an integrated circuit device. The analog video receiver includes an amplifier to amplify an analog video signal having a desired carrier frequency, and a mixing circuit to mix the amplified analog ...
|
|
WO/2005/109628A1 |
A CMOS transconductor for cancelling third-order intermodulation is provided. The transconductor includes a transconductance circuit and a tuneable distortion circuit. The transconductance circuit takes an input voltage and generates an ...
|
|
WO/2005/109703A1 |
Apparatus is provided which allows the simultaneous reception, processing and availability of digital data which is transmitted in both linear and circular polarity formats, thereby allowing data over a greater frequency bandwidth to be ...
|
|
WO/2005/109866A1 |
A multichannel video receiver having an analog-to-digital conveyer, fast-Fourier transform circuit and inverse-Fourier transform circuit. The analog-to-digital converter circuit generates a digitized representation of a frequency band us...
|
|
WO/2005/104380A2 |
Disclosed are methods, circuits and systems for image reject filtering in a multi-tap direct sampling mixer (MTDSM) of an IF or RF system. Disclosed is the use of rotating capacitors among the in-phase and quadrature branches of a signal...
|
