| Document |
Document Title |
|
JPH0799827B2 |
Synchronization facilities are disclosed for maintaining error free timing of a digital system when control of the system timing is switched between a plurality of clock sources (101, 102, 103). The signal of each source is applied to an...
|
|
JPH07273642A |
PURPOSE: To reduce kinds of test vectors by integrating low speed/high speed test vectors in the simulation of the asynchronous counter having a larger delay than one pattern (clock period/2). CONSTITUTION: The circuit is provided with a...
|
|
JPH07264050A |
PURPOSE: To provide a counter circuit capable of performing various kinds of processings such as a write/read processings and a count processing at the same time. CONSTITUTION: A counter circuit part 1 counts a count clock CLK. A counter...
|
|
JPH07264051A |
PURPOSE: To prevent the signal to be outputted in relation to a count value from chattering by judging the relation of the count value and the prescribed range of a count means, and holding and outputting the outputted signal when the co...
|
|
JPH0795673B2 |
PCT No. PCT/GB86/00351 Sec. 371 Date Apr. 9, 1987 Sec. 102(e) Date Apr. 9, 1987 PCT Filed Jun. 18, 1986 PCT Pub. No. WO87/00365 PCT Pub. Date Jan. 15, 1987.A frequency dividing arrangement 5 comprises a frequency divider 6 coupled to an ...
|
|
JPH0789145B2 |
PURPOSE:To decrease the number of external connection terminals of a device where a circuit to be tested is mounted by generating a reset signal from a test switching signal which switches a circuit to be tested from a normal operation s...
|
|
JPH0787359B2 |
|
|
JPH0787357B2 |
|
|
JPH0787358B2 |
|
|
JPH07240682A |
PURPOSE: To provide a frequency divider by which an operating clock signal is selected from plural kinds of frequency division clock signals and the operating clock signal is outputted while the phase of the operating clock signal at the...
|
|
JPH07240683A |
PURPOSE: To provide a variable period generating circuit in which a rate in an increase in the circuit scale is relaxed even when number of selectable periods increases with a simple circuit configuration. CONSTITUTION: The circuit is pr...
|
|
JPH0783256B2 |
|
|
JPH07234822A |
PURPOSE: To provide a counting device which can greatly prolong the life of a count value cumulative storage area while guaranteeing the reliability of a cumulative count value stored in an EEPROM, and is low in cost and easy to handle. ...
|
|
JPH0779000B2 |
A counter has an electrically erasable and programmable read-only memory (EEPROM), a write circuit, and a read circuit. The EEPROM, which can be rewritten at least V times, is divided into count areas MO, . . . , MN each capable of stori...
|
|
JPH07218603A |
PURPOSE: To analyze and specifies the pattern conditions causing increment/ decrement of error rate easily by providing means for analyzing the pattern conditions causing increment/decrement of error rate. CONSTITUTION: A collator 6 comp...
|
|
JPH07219480A |
PURPOSE: To simplify the peripheral circuit of a counter by adding a reset function to the counter circuit. CONSTITUTION: A counter 11 is integrated with a comparator 15 on the same semiconductor substrate 10. The counter 11 counts the c...
|
|
JPH0735457Y2 |
|
|
JPH07199876A |
PURPOSE: To enable defect inspection on chip and redundancy switching by selecting one of normal or spare shift registers based on the detected result of operation of the shift register and performing serial and parallel output. CONSTITU...
|
|
JPH07507138A |
A high security counting system is shown for counting events represented by an event signal. The counting system includes a nonerasable programmable read only memory (15) which is programmed by a programmer (14) under the control of a co...
|
|
JPH0733464Y2 |
|
|
JPH0767081B2 |
|
|
JPH0767083B2 |
|
|
JPH0767079B2 |
|
|
JPH0767078B2 |
|
|
JPH0731630Y2 |
|
|
JPH0731631Y2 |
|
|
JPH0731628Y2 |
|
|
JPH0731627Y2 |
|
|
JPH0767082B2 |
|
|
JPH0767080B2 |
|
|
JPH0731629Y2 |
|
|
JPH0738976U |
[Purpose] It is an object of the present invention to provide a simple frequency determination circuit capable of performing frequency magnitude determination with high accuracy by a simple and inexpensive circuit configuration. [Constit...
|
|
JPH07177000A |
PURPOSE: To simplify the configuration by giving an output of an inverter to an input of the inverter for one period of a 1st clock, inverting an output of the inverter for each period of the 1st clock and obtaining an output of the inve...
|
|
JPH0761003B2 |
|
|
JPH0761004B2 |
A circuit for generating clock signals includes a reference clock signal generator and a 1/N frequency divider for generating 1/N frequency divided clock signals. An up-counter counts the 1/N frequency divided clock signals until the occ...
|
|
JPH0761011B2 |
Fractional frequency dividing arrangement. Fractional frequency dividers, particularly for use in frequency synthesizers, exhibit low-frequency phase disturbances which can only be eliminated to a limited extent and/or with unwanted ...
|
|
JPH0761005B2 |
|
|
JPH0761006B2 |
PURPOSE:To read a count accurately through the addition of a simple circuit constitution by inputting a dummy pulse signal together with a pulse signal from a sensor, operating an exclusive OR, outputting it to a clock terminal of the co...
|
|
JPH07162292A |
PURPOSE: To obtain a non-volatile counter circuit capable of storing a counter value even when a power supply is turned off. CONSTITUTION: The non-volatile counter circuit is constituted of a counter 3, a non-volatile memory 7, a delay p...
|
|
JPH0758903B2 |
|
|
JPH0758904B2 |
|
|
JPH0758905B2 |
Counter circuit apparatus which sequentially re-allocates lower-order counting operation in order to extend counter life. The counter is comprised of a plurality of lower order counters and at least one higher order counter. A count sele...
|
|
JPH0758321B2 |
PURPOSE:To shorten the generation period of a carry signal from the least significant digit bit of cascaded counting circuits by cascading the small counting circuits and inputting counting input signals of the respective small counting ...
|
|
JPH07151776A |
PURPOSE: To improve the reliability of a signal frequency divider for vehicle by giving a fail safe function to the device. CONSTITUTION: An original pulse signal 801 outputted from a vehicle speed sensor 40 is inputted to a frequency di...
|
|
JPH0756727B2 |
|
|
JPH0752214B2 |
An integrated circuit with a frequency dividing test function includes a first frequency dividing circuit which divides a given frequency signal, a second frequency dividing circuit for dividing the output signal from the first frequency...
|
|
JPH0744459B2 |
|
|
JPH0725627U |
[Constitution] The input clock 101 is input to both the ring counter 1 and the binary counter 2, and both counters start the counting operation at the same time. The binary counter 2 sends a count-up pulse of the final stage output 102 t...
|
|
JPH0792279A |
PURPOSE: To provide a generator of programmable time interval by which the accuracy can be improved in comparison with a conventional digital generator. CONSTITUTION: The time interval generating device comprises the first and second dig...
|
|
JPH0795058A |
PURPOSE: To prevent the rise of the phase noise of a PLL circuit with less constituting elements by delaying pulses for every second output signal of a frequency divider for the half cycle of oscillator signals and generating corrected o...
|
