| Document |
Document Title |
|
WO/2024/089626A1 |
Systems and methods provide architectures for various applications, for example, for software defined radios and other high frequency (HF) application. Embodiments can provide novel multi path ΣΔ architectures that form the basis for n...
|
|
WO/2024/057242A1 |
Differential amplifier comprising: an input section (10), for receiving a first voltage (v+) and a second voltage (v-), such that a difference between the first voltage (v+) and the second voltage (v-) is equal to a differential voltage ...
|
|
WO/2024/049818A1 |
A digital-to-time converter circuit (200) includes a scrambling and noise shaping circuit (211), a digital-to-analog converter (DAC) (208), and a buffer circuit (218). The scrambling and noise shaping circuit (211) includes an input and ...
|
|
WO/2024/000809A1 |
An integrator based on a fully dynamic amplifier, and a delta-sigma modulator. The integrator based on a fully dynamic amplifier comprises a fully dynamic amplifier, which comprises a charging and discharging circuit, and a signal amplif...
|
|
WO/2024/002384A1 |
A chopper stabilization buffer suitable for a delta sigma modulator. The chopper stabilization buffer comprises a first chopper, a folding input stage, a second chopper, a common-gate amplification stage, a third chopper and a Miller amp...
|
|
WO/2024/001825A1 |
The present application belongs to the technical field of electronics. Provided are a sigma-delta analog-to-digital converter, a control method, a chip and an electronic device. The sigma-delta analog-to-digital converter comprises at le...
|
|
WO/2023/246630A1 |
The present application relates to the technical field of electronics, and provides an analog-to-digital conversion circuit, a control method, a chip, and an electronic device. The analog-to-digital conversion circuit comprises a first a...
|
|
WO/2023/238673A1 |
A semiconductor integrated circuit 100 comprises a ΔΣＡ／Ｄ converter 110 and a built-in self test (BIST) circuit 200. The BIST circuit 200 comprises a waveform generator 210 and a processor 220. The waveform generator 210 generates...
|
|
WO/2023/235075A1 |
Methods and apparatus for noise shaping in multi-stage analog-to-digital converters (ADCs). An example ADC generally includes a first conversion stage having a residue output; an amplifier having an input selectively coupled to the resid...
|
|
WO/2023/227270A1 |
The invention relates to an analog-to-digital converter, ADC (10), configured to convert an analog input signal (Ain) to a digital output signal (Dout), the ADC (10) comprising: an integrator (Int, Inti, Int2 ) configured to generate an ...
|
|
WO/2023/225655A1 |
Delta-sigma modulation utilizing continuous-time input and discrete-time loop filter. An apparatus includes an input circuit, a switched-capacitor, an integrator, a quantizer and a feedback loop. The input circuit receives an analog sign...
|
|
WO/2023/221901A1 |
Disclosed are a conversion circuit and an electronic chip. The conversion circuit comprises an input end coarse quantization module, a discrete domain amplification module, a continuous domain amplification module and an output end fine ...
|
|
WO/2023/223523A1 |
The present invention comprises: a loop filter (105) that performs digital processing on a signal inputted from the outside; a plurality of quantizers (103-1 to 103-N) that, on the basis of the digitally processed signal resulting from t...
|
|
WO/2023/205376A1 |
A system may include an analog loop filter comprising a plurality of analog integrators, the analog loop filter configured to receive an analog signal input and a feedback output signal, at least one sampler for sampling outputs of the a...
|
|
WO/2023/199394A1 |
A digital sender (DS) includes: a clock generation circuit (1A) that generates a clock (CL); a delta sigma modulation circuit (1C) that generates a first delta sigma modulation signal (DL) by performing delta sigma modulation on a digita...
|
|
WO/2023/188116A1 |
A signal generation circuit (1) includes: a first-stage error-feedback-type input signal quantization circuit (3-1) that uses a difference between an output signal of a first quantizer and a first input signal as an input signal to a fir...
|
|
WO/2023/166659A1 |
In an analog-to-digital converter (90), a first integrating circuit (10) integrates the sum of an analog input signal (Vin) and a first feedback signal (V4) with respect to time, and includes an active element. A second integrating circu...
|
|
WO/2023/164802A1 |
The embodiments of the present application disclose a reconfigurable high-precision analog-to-digital or digital-to-analog converter, comprising: an input module, which is used for sampling an input signal and a feedback signal in an ana...
|
|
WO/2023/114927A1 |
The present subject matter improves efficiency of a switching power supply. Generally, in a switching power supply scheme as described herein, the input voltage and an output voltage of the switching power supply are monitored. A bitstre...
|
|
WO/2023/098709A1 |
An electronic reader for electro-chemical transistors (OECT) includes a potential output control module that controls the Vd, Vs, and Vg for the OECT under test, a high accuracy current monitor module which contains a transimpedance ampl...
|
|
WO/2023/098558A1 |
The present invention provides a signal conditioning circuit and a data processing method. The signal conditioning circuit comprises: a first chopper circuit used for receiving a differential signal and performing first chopping processi...
|
|
WO/2023/079259A1 |
Pulse width modulation (PWM) driver circuitry comprising: a loop filter configured to receive an analog input signal and to output a digital loop filter output signal based on the analog input signal and an analog feedback signal; and a ...
|
|
WO/2023/081296A1 |
A digital-to-analog converter may include an integrator, an input network comprising a plurality of parallel taps, each member of the plurality of parallel taps having a signal delay such that at least two of the signal delays of the mem...
|
|
WO/2023/081289A1 |
A digital-to-analog converter may include an integrator, an input network comprising a plurality of parallel taps, each member of the plurality of parallel taps comprising a respective input resistance, and control circuitry configured t...
|
|
WO/2023/072906A1 |
The invention relates to a radiofrequency digitizer (10) comprising a module (12) for dividing the power between: a first branch (14) comprising: - a device (16) for applying a variable gain, - a first analog-to-digital converter (18), -...
|
|
WO/2023/048858A1 |
A combined I/Q DAC is provided with a plurality of sources corresponding to a plurality of selectors in which the corresponding source drives the corresponding selector with a source signal to produce a corresponding pair of in-phase and...
|
|
WO/2023/027810A1 |
Analog calibration (ACAL) circuits supporting iterative measurement of an input signal from a measured circuit, and related methods are disclosed. The ACAL circuit includes a voltage reference generation circuit and a comparator circuit....
|
|
WO/2023/021626A1 |
[Problem] To transmit or receive information in order to improve transmission between two communication devices. [Solution] First wireless access network devices (810, 3210) obtain information about transmission between the first wireles...
|
|
WO/2023/021625A1 |
[Problem] In a process in which a signal output after going through delta-sigma modulation is transmitted, to reduce distortion of the signal. [Solution] A delta-sigma modulator (3200, 110) performs delta-sigma modulation on a first sign...
|
|
WO/2023/009313A1 |
In certain aspects, an analog-to-digital converter (ADC) includes a comparator having a first input, a second input, and an output. The ADC also includes a digital-to-analog converter (DAC) coupled to the first input of the comparator, a...
|
|
WO/2023/275594A1 |
The disclosed invention is a sigma-delta modulator based ADC and a dithering method thereof. An analog dither circuit of an input stage in a quantizer, which is configured to perform dithering, receives an integrator output signal from a...
|
|
WO/2022/269642A1 |
In an example, a method for delivering a multimedia data stream includes determining a frequency for generating one or more repair packets and a placement for positioning the one or more repair packets in the multimedia data stream based...
|
|
WO/2022/252229A1 |
Provided in the present disclosure are a quantiser for use in a ∑-Δ modulator, a ∑-Δ modulator, and a noise shaping method. The quantiser comprises: an integrator, used for producing a quantisation signal of a K-th period in a K-th...
|
|
WO/2022/256180A1 |
An amplifier system configured to receive a differential pulse-width modulation input signal and generate and generate a single-ended output signal as a function of the differential pulse-width modulation input signal, may include a plur...
|
|
WO/2022/250952A1 |
A circuit may include a two-stage feedforward compensated operational transconductance integrated amplifier, and the amplifier may include input and output terminals, a signal path between the input and output terminals, the signal path ...
|
|
WO/2022/242840A1 |
Various embodiments of the disclosure relate to wireless communication, wherein an apparatus is provided with a configurable analog baseband that combines filtering and analog-to-digital conversion. The apparatus uses a first integration...
|
|
WO/2022/201670A1 |
This digital-to-analog conversion circuit, which suppresses output distortion, comprises: a plurality of current source circuits which each include a first current generation circuit and a first transistor that controls a first current t...
|
|
WO/2022/202772A1 |
An analog-digital conversion circuit (1) that has a variable gain amplifier (10), a delta-sigma modulator (20) that modulates the output of the variable gain amplifier (10) into a pulse density modulation (PDM) signal, and a decimation f...
|
|
WO/2022/198349A1 |
A method for an apparatus comprises obtaining a frequency modulation parameter corresponding to a frequency change rate of a frequency-modulated subcarrier; generating an Orthogonal Frequency Division Multiplexing (OFDM) -based waveform ...
|
|
WO/2022/200135A1 |
Fluxgate current transducer (2) including a control circuit (3) and a fluxgate measuring device (7) comprising a fluxgate magnetic field detector (4), the fluxgate magnetic field detector comprising a saturable soft magnetic core surroun...
|
|
WO/2022/182732A1 |
A batteryless wireless sensor system includes a data acquisition system, a radio frequency (RF) transceiver, and a batteryless wireless sensor device. The RF transceiver is in communication with the data acquisition system, transmits a R...
|
|
WO/2022/173693A1 |
A signal processing system may include a sensor readout channel configured to convert an electronic signal into a digital quantity, the sensor readout channel comprising an analog-to-digital converter (ADC) having an input and an output,...
|
|
WO/2022/173835A1 |
A signal processing system may include a sensor readout channel configured to convert an electronic signal into a digital quantity. The sensor readout channel may include a first-order sigma-delta modulator having a modulator input and a...
|
|
WO/2022/165350A2 |
An architecture for a multiplier-accumulator (MAC) uses a common Unit Element (UE) for each aspects of operation, the MAC formed as a plurality of MAC UEs, a plurality of Bias UEs, and a plurality of Analog to Digital Conversion (ADC) UE...
|
|
WO/2022/159786A1 |
An analog-to-digital converter (ADC) includes a modulator, an integrator circuit (210), and first and second differentiator circuits (220, 230). The modulator has a modulator input and a modulator output. The modulator input is configure...
|
|
WO/2022/146979A1 |
Data converter circuits and methods of operating the data converter circuits are disclosed. In some embodiments, a data converter circuit includes a charge measurement circuit. In some embodiments, the charge measurement circuit is a cap...
|
|
WO/2022/140092A1 |
A method of using an analog-to-digital converter system includes receiving a sampled voltage corresponding to one of an input voltage and a known voltage, causing preamplifiers to generate output signals based on the sampled voltage, gen...
|
|
WO/2022/139791A1 |
This disclosure describes apparatuses, methods, and techniques that enable a computing device to support a dynamic range of audio quality, varying bandwidths, varying sampling rates, numerous effective number of bits (ENOBs) resolutions,...
|
|
WO/2022/128714A1 |
The invention relates to a power converter comprising a control unit and a power transistor, wherein the control unit provides a modulated alternating voltage in order to actuate the power transistor. In order to satisfy electromagnetic ...
|
|
WO/2022/102200A1 |
According to the present invention, spurious noise is reduced in a noise reduction processing device provided with a loop filter and a quantizer. A difference calculation unit obtains a difference between an input signal and a predeter...
|
