| Document |
Document Title |
|
WO/2023/273627A1 |
The present application belongs to the field of communications, and discloses a source selection method, apparatus, and system and a storage medium. The method comprises: once a first network device tracks the clock of a second network d...
|
|
WO/2023/273863A1 |
The present application discloses a clock synchronization method, apparatus and system, an electronic device and a readable medium. The method comprises: sampling an initial cipher sequence according to a first key clock signal to obtain...
|
|
WO/2023/275977A1 |
A phase correction device (40) comprises: an R system interface (41) that receives an R clock (73) referred to by a lower CSM (20); a 0 system interface (42) that receives a lower 0 system clock (74) from the lower CSM (20); a clock sele...
|
|
WO/2022/271505A1 |
A computer system is provided. The computer system includes a memory and at least one processor coupled to the memory and configured to detect a request for a sign-up form from a client device to a remote server. The at least one process...
|
|
WO/2022/270655A1 |
The present invention relates to a remote control device and an image display device having same. The remote control device according to one embodiment of the present invention comprises: a plurality of keys; an IR module for performing ...
|
|
WO/2022/272204A1 |
High-speed communication links with self-aligned scrambling on a communication link that sends scrambled signals may include a slave device that may self-align by initially detecting an unscrambled preamble symbol and more particularly d...
|
|
WO/2022/266055A1 |
A wideband chaotic waveform that is rateless in that it may be modulated at virtually any rate and has a minimum of features introduced into the waveform. Further, the waveform provided may be operated below a signal to noise ratio wall ...
|
|
WO/2022/262587A1 |
The present invention provides a data transmission method and apparatus, a system, an electronic device, and a readable medium. The method comprises: generating a first data packet corresponding to original data information; and sending ...
|
|
WO/2022/265045A1 |
In the present invention, a communication device of a multi-hop relay system, which transmits and receives a packet by using a flooding method in a first flooding slot and a second flooding slot which each include a plurality of subslots...
|
|
WO/2022/264201A1 |
This control/monitor signal transmission system comprises a plurality of slave stations for performing receipt and delivery of data by a transmission synchronization scheme via a common transmission line with a master station that perfor...
|
|
WO/2022/263152A1 |
The invention relates to a method, as well as a device and a computer program, for monitoring a first time base of a first communication device and a second time base of a second communication device with the aid of a computer. In a firs...
|
|
WO/2022/265704A1 |
In one example, receiver circuitry for a communication system comprises signal processing circuitry configured to receive a data signal and generate a processed data signal, and error slicer circuitry. The error slicer circuitry is coupl...
|
|
WO/2022/259381A1 |
A time synchronization device (10) according to the present disclosure comprises: a selection unit (16) which selects one master device (1) for time synchronization from among a plurality of master devices (1); a correction value calcula...
|
|
WO/2022/260562A1 |
An antenna calibration control unit (110) and method therein for regulating antenna calibration intervals of an antenna unit (120) are disclosed. The antenna calibration control unit (110) obtains system performance parameters related to...
|
|
WO/2022/252796A1 |
An online detection method based on a heartbeat packet, and a device, which relate to the technical field of electronics. A sending occasion and/or a receiving occasion of a heartbeat packet can be controlled on the basis of a clock diff...
|
|
WO/2022/256729A1 |
Methods and systems are described for measuring a vertical opening of a signal eye of a pulse amplitude modulated (PAM) signal received over a channel to determine a vertically-centered voltage decision threshold of a sampler receiving a...
|
|
WO/2022/248822A1 |
A device (400) comprising: a data interface comprising: a data input (DATA) for receiving a data signal; a clock input (CLK) for receiving a clock signal for clocking the data signal; and a timing input (FSYNC) for receiving a first timi...
|
|
WO/2022/251448A1 |
A device and method for a receiver configured to perform timing recovery decoupled feed-forward equalizer (FFE) adaptation. The receiver device can include an analog front-end (AFE) device, which is coupled to a time-interleaved (TI) int...
|
|
WO/2022/250647A1 |
Embodiments of systems and methods for combining downlink signals representative of a communication signal are provided herein. An example method comprises receiving samples of the downlink signals from multiple antenna feeds; generating...
|
|
WO/2022/251442A1 |
A delay circuit provides a programmable delay and includes an input selector circuit to select between a loop delay output signal and an input signal. A loop delay circuit provides a loop delay to the input signal and supplies the loop d...
|
|
WO/2022/242254A1 |
Disclosed in the present application are a clock frequency synchronization method and a communication apparatus. The method comprises: a network device receiving a combined optical signal, wherein the combined optical signal is obtained ...
|
|
WO/2022/244287A1 |
In this clock processing device (10), a one-way delay difference calculation unit (26) calculates a first one-way delay difference and a second one-way delay difference. An RTT acquisition unit (28) acquires information for calculating t...
|
|
WO/2022/245181A1 |
An underwater communication device and a method for transmitting/receiving an ID thereof are disclosed. The underwater communication device according to the present invention comprises: a synchronization signal generation unit for genera...
|
|
WO/2022/229003A1 |
The invention relates to - a method for aligning and/or synchronising meter values of at least two devices (1, 2, 3, 4), wherein a receiver means (11) of a first device (1) forwards reference meter values at least of a second device (2),...
|
|
WO/2022/230735A1 |
An asynchronous serial data communication circuit comprising: a clock signal generating unit configured to generate a clock signal; a storage unit configured to store a temperature characteristic of the frequency of the clock signal in a...
|
|
WO/2022/229843A1 |
Methods and systems for synchronizing at least one remote local oscillator with a central local oscillator, comprising receiving a remote local oscillator signal from at least one remote local oscillator and a master local oscillator sig...
|
|
WO/2022/230503A1 |
This in-vehicle device receives time synchronization information transmitted from each of a plurality of reference devices and transmits each of the received items of time synchronization information to other devices, the in-vehicle devi...
|
|
WO/2022/226233A1 |
A method includes: scheduling transmission of a first synchronization signal by a first node; and scheduling transmission of a second synchronization signal by a second node. The method also includes, after transmission of the first sync...
|
|
WO/2022/222330A1 |
The present application discloses a clock synchronization system, comprising a quantum control processor and a digital-to-analog converter. The digital-to-analog converter comprises a frequency conversion module and a signal synchronizat...
|
|
WO/2022/221850A1 |
An apparatus includes baseband processing circuitry configured to generate a baseband signal that is transmitted to a first network element and a second network element, and an optical power supply configured to generate a first optical ...
|
|
WO/2022/215359A1 |
The present invention suppresses the bandwidth use of a network of a communication system. A communication system (10) comprises a master device (12) and a slave device (14). The master device (12) has a first counter (24) that counts a ...
|
|
WO/2022/215701A1 |
[Problem] To perform serial communication by combining different communication systems with a simple hardware configuration. [Solution] A communication device comprising: a communication unit that adds identification information for iden...
|
|
WO/2022/216896A1 |
Methods and systems are described for adjusting the sample timing of a data sampler operating in a data signal processing path having a decision threshold associated with a decision feedback equalization (DFE) correction factor. The vert...
|
|
WO/2022/213319A1 |
A clock synchronization method, and a related apparatus and a device, which are suitable in the field of wireless communications and are used for adjusting the clock count step, thereby improving the accuracy of clock synchronization. Th...
|
|
WO/2022/206496A1 |
The embodiments of the present application disclose a data synchronization method and an electronic device. When the maximum correlation peak of a received synchronization sequence and a preset synchronization sequence is not less than a...
|
|
WO/2022/212734A1 |
Methods and systems are described for generating early and late votes for a clock recovery system, each early or late vote associated with a detected transitional data pattern in a data stream, generating a first early-late vote measurem...
|
|
WO/2022/207960A1 |
Disclosed is a method comprising selecting an aggregated phase tracking reference signal pattern (401) comprising a combination of two or more phase tracking reference signal patterns, receiving an uplink grant from a base station (402),...
|
|
WO/2022/209479A1 |
A node (2A) is provided with: a communication module (10) which generates a clock signal of another node; a high-accuracy clock module (20); a first phase/frequency comparator module (30); a time estimation unit (500) which estimates tim...
|
|
WO/2022/212735A1 |
Methods and systems are described for generating a time-varying information signal at an output of a continuous time linear equalizer (CTLE), asynchronously sampling a data signal according to a sampling clock having a frequency less tha...
|
|
WO/2022/206503A1 |
The present application provides a method and apparatus for data signal transmission in a network device. The method comprises: generating a data signal, the data signal comprising a delimiter and data, wherein the delimiter comprises at...
|
|
WO/2022/194083A1 |
Methods and apparatuses for calibrating voltage offset of receiver data samplers in mission mode are described. The operating conditions, including the sampling threshold, of a first sampler are matched with those of a second sampler by ...
|
|
WO/2022/197460A1 |
A network transceiver device is provided, including at least two variable gain amplifiers (VGAs), and at least two sets of analog digital converters (ADCs), each set including ADCs coupled to an output of one of the VGAs, the sets being ...
|
|
WO/2022/190589A1 |
In this reception device, a load of a control frame reception process is reduced.　The reception device comprises: a reception unit; a correlation generation unit; a signal selection unit; and a signal demodulation unit. The reception u...
|
|
WO/2022/183979A1 |
The present application belongs to the technical field of communications. Disclosed are a synchronization signal transmission method and apparatus, and a device and a storage medium. The method comprises: a first communication device gen...
|
|
WO/2022/185589A1 |
The objective of the present invention is to set a communication cycle range that satisfies a synchronization accuracy, from a processing load of a control device and a network load. This information processing device: calculates a first...
|
|
WO/2022/185724A1 |
This technology relates to an information processing device, an information processing terminal, a distribution method, and a time synchronization method which make it possible to easily set an appropriate time synchronization method for...
|
|
WO/2022/177507A1 |
A method of clock synchronization between first and second clocks on first and second ends, respectively, of an optical channel; and a system for clock synchronization between first and second clocks on first and second ends, respectivel...
|
|
WO/2022/176358A1 |
This slave device transmits a plurality of tuning blocks in succession with intervals therebetween to a host device, said intervals being set using a clock period between data blocks for when a plurality of data blocks are transmitted an...
|
|
WO/2022/172659A1 |
[Problem] To suppress a side lobe at correlation processing time. [Solution] A correlation unit 52 comprises a main reference code generator 525, an auxiliary reference code generator 526, a correlation processor 521, a correlation proce...
|
|
WO/2022/172660A1 |
[Problem] To achieve demodulation for a multilevel PSK signal with higher reliability. [Solution] A tracking processing unit 45 comprises a phase rotation unit 452, a phase adjustment unit 453, a phase comparison unit 454, and a VCO 451....
|
