| Document |
Document Title |
|
JP2013243684A |
To provide a method of performing data equalization in a communication receiver with a receive diversity.The data equalization method includes steps of: calculating a channel response matrix from multi-path channel estimation value for e...
|
|
JP5357179B2 |
Different sampling rates between a playout unit and a capture unit are compensated for via a system, method and computer program product. The playout unit receives samples from a computational unit, and the capture unit sends samples to ...
|
|
JP5358676B2 |
A filter circuit includes two parallel digital filters, a DAC, and an LPF. The DAC includes two parallel decoders, a parallel-to-serial converter, a switch driver, and a switch. A PLL circuit supplies a reference clock to the DAC. A freq...
|
|
JP5352820B2 |
To provide a digital signal processing circuit, wherein digital control corresponding to analog PID control is achieved by combining a first filter performing moving average processing or the like and a second filter circuit performing l...
|
|
JP5351584B2 |
To provide an interdigital filter capable of controlling the amplitude characteristics of a peak section and a dip part independently, respectively. The interdigital filter 1 which emphasizes the fundamental frequency (pitch) and its hig...
|
|
JP5355589B2 |
A sampling circuit and a receiver are provided having a high flexibility of filter design and excellent characteristics for removing an interfering wave. Provided also are a sampling circuit and a receiver having a low level of the highe...
|
|
JP5341288B2 |
To provide a sharply rising and smoothly attenuating band pass quaternary IIR digital filter with the maximum delay and flat characteristics. The two poles out of four poles expressed on a z plane are arranged at (r) and π/2, and the ot...
|
|
JP5326020B2 |
The present invention proposes a new method for improving the performance of a real-valued filterbank based spectral envelope adjuster. By adaptively locking the gain values for adjacent channels dependent on the sign of the channels, as...
|
|
JP5319608B2 |
To provide a filter coefficient setting method of a digital receiving device and the digital receiving device which quickly perform, even when receiving different noise signals in respective receiving operation mode, calculation and upda...
|
|
JP2013211624A |
To provide a data conversion device that improves noise and a distortion factor which have been dependent on an oversampling rate obtained prior to linear interpolation.The data conversion device that correctively adds correction data to...
|
|
JP5312030B2 |
An apparatus for reducing a digital filter delay includes means for determining the magnitude response of a desired filter. Means form the real cepstrum of this magnitude response. Means transform the real cepstrum into a complex cepstru...
|
|
JP5305306B2 |
A hearing aid tailored to a hard-of-hearing person is designed using sampled-data control theory. The method is for designing an audio signal processing system for a hearing aid, wherein the system comprises an AD converter for convertin...
|
|
JP2013191213A |
To provide a median filter device and a median filter method.In a device for extracting a center value from 2r+1 pieces of input data, 2r+1 comparators compare the input data with a first predetermined value, compare the input data with ...
|
|
JP5298894B2 |
A distortion compensating apparatus (1) which compensates for distortion in a waveform of a received light signal through a digital signal processing includes a plurality of fixed amount compensating units (2-1 through 2-N, and 3-1 throu...
|
|
JP5290207B2 |
A repeater environment is provided to deploy a feedback cancellation loop that is adaptively coupled with an antenna array such that a selected metric can be derived by deploying a one or more of selected metrics (e.g., composite metrics...
|
|
JP5279141B2 |
The sampling filter apparatus 100 includes the first sampling switch 130, the second sampling switch 131, the first integrator 1500 for integrating the charge input from the first sampling switch, the second integrator 1501 for integrati...
|
|
JP2013168706A |
To provide a digital signal processing device and a digital signal processing method that include a filter section comprising in a single stage or in a multistage series connection IIR filters having a shelf characteristic (or step chara...
|
|
JP5276187B2 |
The invention provides a spread spectrum communication system for maintaining an initial transmit power level of a communication station during periods of inactivity. The system comprises a first station (501) and a second station (502),...
|
|
JP5274014B2 |
The invention relates to a cascaded scheme in which an RRC filter, a modified RRC filter or other digital filter is implemented at a relatively low data rate, such as twice the symbol or chip rate, or 2×. Interpolation filters are used ...
|
|
JP5269785B2 |
Neural networks provide efficient, robust and precise filtering techniques for compensating linear and non-linear distortion of an audio transducer such as a speaker, amplified broadcast antenna or perhaps a microphone. These techniques ...
|
|
JP5270652B2 |
A discrete-time receiver includes: a sampling mixer sampling an input signal according to a sampling clock; a discrete-time filter adjusting a decimation rate by using a control signal and filtering the sampled signal by using a filter c...
|
|
JP5260700B2 |
To prevent the transfer capacity of an interface and the storage capacity of a storage device in APD measurement from being increased. A two-dimensional map of a signal level in each frequency band component composed of a level axis in w...
|
|
JP5248658B2 |
A technique for noise reduction in a wireless communication system uses controllable bandwidth filters (120) to filter a received signal. In a typical implementation, the filters (120) are used at baseband frequencies. A measurement (RSS...
|
|
JP5252661B2 |
The device has a weigher (10) for weighing sub-band signal with a weighing factor (C-k) that is specified for the sub-band signal around a subband-signal (11) to hold a weight. A corrected determinator (12) is provided for calculating a ...
|
|
JP5250744B2 |
A filtering integrated circuit comprises: a storing circuit; a filter coefficient calculating unit configured to receive frequency information that identifies a characteristic frequency of an output signal in a filtering process, and to ...
|
|
JP5239387B2 |
A data conversion device is provided with a data converting means that sequentially converts first data into second data of the number of second bits, wherein an analog signal is quantized into the first data by the number of first bits,...
|
|
JP5234798B2 |
|
|
JP2013135401A |
To provide a resampling technique having a high degree of freedom of rate ratio.A resampling device for resampling a data sequence Din input at a sampling rate Fin at a rate ratio m/n includes: an FIR digital filter 21 for performing a p...
|
|
JP5227946B2 |
In signal processing using digital filtering the representation of a filter is adapted depending on the filter characteristics If e.g. a digital filter is represented by filter coefficients for transform bands Nos. 0, 1, . . . , K in the...
|
|
JP5226833B2 |
A technique for noise reduction in a wireless communication system uses controllable bandwidth filters (120) to filter a received signal. In a typical implementation, the filters (120) are used at baseband frequencies. A measurement (RSS...
|
|
JP5221816B2 |
An apparatus for providing ANR, comprising: a first ADC, a second ADC, a DAC; and a dynamically configurable digital signal processor (DSP) configured to: incorporate the first ADC, a first plurality of digital filters of a quantity and ...
|
|
JP5220266B2 |
A method and apparatus are provided for determining a plurality of filter tap weights or biases (or both) for a noise predictive filter used to generate one or more signal dependent branch metrics. A filter tap weight or filter bias (or ...
|
|
JPWO2011090110A1 |
A sampling rate conversion device that performs sampling frequency conversion, and sampling based on the sampling timing after sampling frequency conversion for each operation reference clock based on the ratio of the frequency of the op...
|
|
JP2013090082A |
To provide a detection device which can detect appearance and disappearance of a signal when the difference of power levels between arriving signals is large.The detection device comprises: an antenna, a frequency conversion part, an ana...
|
|
JP5194384B2 |
|
|
JP5191413B2 |
|
|
JP5191203B2 |
|
|
JP2013078033A |
To provide an oscillation circuit that can reduce power consumption.The oscillation circuit includes: an analog/digital conversion circuit 100 for converting an analog component included in an input signal to a digital signal; a bandpass...
|
|
JP5191184B2 |
|
|
JP2013511894A |
This disclosure describes circuit configurations that may be used for active noise cancellation in the digital domain. In particular, this disclosure proposes the use a down sample unit and an up sample unit, rather than memory-based del...
|
|
JP5173021B2 |
Methods and systems for mitigating latency in a data detector feedback loop are included. For example, a method for reducing latency in an error corrected data retrieval system is included. The method includes performing an analog to dig...
|
|
JP2013054646A |
To reduce power consumption and an amount of heat generation in a digital signal processing circuit and an on-vehicle electronic apparatus.A digital signal processing circuit mounted to an on-vehicle electronic apparatus comprises: a fli...
|
|
JP5155733B2 |
|
|
JP2013038700A |
To provide a signal processing device configured to remove components in a low frequency range near DC which implements a shorter time required to remove components in the low frequency range near DC than before.In using an IIR filter to...
|
|
JP5142117B2 |
|
|
JP5140162B2 |
The present invention relates to a method and a filter design apparatus for designing a digital filter arrangement for noise suppression of a signal representing an acoustic recording. The method comprises determining a desired frequency...
|
|
JP5133172B2 |
To provide an FM transmitting circuit configured to suppress generation of harmonics due to nonlinear amplitude control processing for determining a maximum frequency shift when an audio signal is processed and also to significantly redu...
|
|
JP5132627B2 |
The present invention proposes a new method for improving the performance of a real-valued filterbank based spectral envelope adjuster. By adaptively locking the gain values for adjacent channels dependent on the sign of the channels, as...
|
|
JP5126366B2 |
An input signal to a filter device is allowed to be written into one of a plurality of sequentially connected cells if the input signal is not the zero-valued sample. Each cell receives the input signal and multiplies the input signal by...
|
|
JP5123415B2 |
The invention provides a spread spectrum communication system for maintaining an initial transmit power level of a communication station during periods of inactivity. The system comprises a first station (501) and a second station (502),...
|
