| Document |
Document Title |
|
WO/2022/124220A1 |
This amplification circuit comprises: an operational amplifier which amplifies an input signal input to the non-inverting input terminal; first and second feedback units which feed an output signal output from the operational amplifier b...
|
|
WO/2022/121362A1 |
A cascode structure, an output structure, an amplifier and a driving circuit. The bias voltage of a common-gate structure in the cascode structure is provided by itself; the bias voltages of transistors in the output structure are all pr...
|
|
WO/2022/121526A1 |
The present disclosure relates to the technical field of electronic circuits, and provides an operational amplifier, comprising: a load input pair; a differential input pair connected to the load input pair, a non-inverting input termina...
|
|
WO/2022/122909A1 |
Devices and/or computer-implemented methods to facilitate a Josephson traveling wave parametric amplifier (JTWPA) device with sideband suppression are provided. According to an embodiment, a device can comprise a plurality of unit cells ...
|
|
WO/2022/124920A1 |
The present disclosure relates to a method for In-phase and Quadrature (l/Q) imbalance estimation and a corresponding communication apparatus. The method involves using an adaptive filter in a loopback architecture of the communication a...
|
|
WO/2022/116741A1 |
An inter-stage matching circuit and a push-pull power amplifier circuit. The push-pull power amplifier circuit comprises a pre-stage push-pull amplifier circuit (40) and a post-stage push-pull amplifier circuit (50). The inter-stage matc...
|
|
WO/2022/119667A1 |
An offset compensated differential amplifier employing a multi-tanh circuit comprising differential pairs coupled in parallel to compensate for an offset voltage of the output voltage in the offset compensation calibration mode is disclo...
|
|
WO/2022/118445A1 |
In the present invention, a passing phase of a path passing through a first input phase delay circuit (2), a carrier amplifier (4), and a second output phase delay circuit (7) and a passing phase of a path passing through a second input ...
|
|
WO/2022/116579A1 |
Disclosed is a power amplifier calibration method, the method comprising: defining two working modes according to different output voltage ranges; in a first working mode, maintaining a power supply voltage unchanged, and building a firs...
|
|
WO/2022/119626A1 |
A power management integrated circuit (PMIC) is disclosed. The PMIC is configured to generate multiple voltages during a voltage generation period(s). In embodiments disclosed herein, the voltage generation period(s) is divided into mult...
|
|
WO/2022/116729A1 |
Disclosed in the present invention are a bandwidth adjustment circuit and a bandwidth adjustment method for an operational amplifier, the circuit comprising: a bias-current generation unit, which is connected to a bias-current input end ...
|
|
WO/2022/115823A1 |
Apparatus and methods for frequency compensation of amplifiers are provided herein. In certain embodiments, an amplifier includes an input transistor (which can be part of a differential input pair) electrically connected to a first node...
|
|
WO/2022/112785A1 |
A low dropout regulator comprising: a supply voltage connection for receiving a supply voltage; a load voltage output connection for providing a load voltage to a load; load voltage output control circuitry comprising a pass transistor c...
|
|
WO/2022/111673A1 |
Disclosed in the present application are an adaptive temperature compensation circuit and a bias circuit. According to the adaptive temperature compensation circuit, in a first temperature interval, a first error current is output to a c...
|
|
WO/2022/110620A1 |
A Doherty radio-frequency power amplifier module based on a new DreaMOS process, and an output matching network therefor. The output matching network comprises a main parasitic capacitor, an auxiliary parasitic capacitor and an inductor ...
|
|
WO/2022/111566A1 |
Disclosed are a radio-frequency unit, an antenna, and a signal processing method, wherein same are used for: receiving an uplink signal within a downlink time slot, the uplink signal comprising signals of N frequency bands; performing fi...
|
|
WO/2022/105643A1 |
A sensor signal processing circuit, comprising an inverting amplifier and a transconductance amplifier, which are connected to an output end of a sensor circuit. By using a combined action of a time constant amplified by the inverting am...
|
|
WO/2022/108463A1 |
Circuits and methods for using in parallel amplification and signal combining are described herein. A circuit uses a digitally controlled multistage cascade combiner, a digital phase and drive signal amplifier controller and a digital co...
|
|
WO/2022/103493A1 |
A progressive envelope tracking (ET) with delay compensation includes an ET integrated circuit (IC) (ETIC) that is a progressive ETIC that switches between different driver amplifiers having different associated offset voltages based on ...
|
|
WO/2022/103484A1 |
An envelope tracking (ET) integrated circuit (ETIC) operable across wide modulation bandwidth is disclosed. The ETIC includes at least two auxiliary voltage outputs coupled to a high-bandwidth power amplifier circuit that has a lower equ...
|
|
WO/2022/103478A1 |
An equalizer circuit in an envelope tracking (ET) integrated circuit (ETIC) is disclosed. The ETIC (26) is configured to generate an ET voltage based on a target voltage (VTGT) for amplifying a radio frequency (RF) signal(s). Since the E...
|
|
WO/2022/103732A1 |
A radio frequency (RF) transistor amplifier includes a package submount, a package frame comprising an electrically insulating member and one or more conductive layers on the package submount and exposing a surface thereof, a transistor ...
|
|
WO/2022/099908A1 |
Disclosed is a high-performance millimeter-wave low-noise composite amplifier, which relates to a communication technology device. The present solution is proposed for solving problems in the existing technology, such as large off-chip i...
|
|
WO/2022/103465A1 |
An envelope tracking (ET) radio frequency (RF) front-end circuit receives a single tracking signal (e.g., Vramp) from a baseband transceiver and generates a plurality of control signals (Vcc). The control signals are created by a multipl...
|
|
WO/2022/103496A1 |
A power management circuit operable with multiple supply voltages is disclosed. In embodiments disclosed herein, the power management circuit includes a supply voltage circuit(s) capable of simultaneously generating multiple supply volta...
|
|
WO/2022/103259A1 |
The present invention is related to a modular amplifier comprising; an amplifier housing, said housing provided with; an amplifier power input connection, at least one amplifier signal input connection for receiving at least one input si...
|
|
WO/2022/095580A1 |
Disclosed are a power supply circuit, a power supply method, an audio power amplifier and an integrated circuit. The power supply circuit applied to an audio power amplifier may comprise: a measurement sub-circuit, which is used for meas...
|
|
WO/2022/095026A1 |
An amplifying circuit (20), which is applicable to scenarios in which gain temperature drift is compensated. The amplifying circuit (20) comprises a first transistor (201), a second transistor (202), and a variable capacitance unit (203)...
|
|
WO/2022/097831A1 |
A device for wireless communication according to the present invention comprises: a transmission-side frequency selection input matching unit which matches an input impedance and filters an input signal according to a selected frequency;...
|
|
WO/2022/097841A1 |
A method and an apparatus for transmission and power allocation in a multi-user downlink system that compensates for distortion of a nonlinear power amplifier are provided. A transmitting apparatus in a multi-user downlink system to whic...
|
|
WO/2022/097180A1 |
A sound reproducing device (1) is described, comprising at least a first resonance element (3) operatively connected to at least one second resonance element (5) by at least one covering element (9), the second resonance element (5) bein...
|
|
WO/2022/091955A1 |
This power amplification circuit is provided with: a splitter which splits an input signal into a first signal and a second signal having a different phase to the first signal; a first amplifier which amplifies the first signal and outpu...
|
|
WO/2022/088524A1 |
Disclosed in the present invention are an over-temperature power automatic adjustment method and apparatus, and a storage medium. The method comprises: obtaining a switching parameter of an over-temperature power automatic adjustment fun...
|
|
WO/2022/093828A1 |
Methods and apparatus for implementing a power amplifier circuit assembly an uneven power splitter which feeds two power amplifiers of different amplifier classes are described. By supplying different amounts of power to different amplif...
|
|
WO/2022/089393A1 |
Disclosed are a radio frequency differential amplification circuit and a radio frequency module. The radio frequency differential amplification circuit is characterized by comprising an input balun, an output balun, a first differential ...
|
|
WO/2022/083497A1 |
An envelope tracking power supply circuit and an electronic device, relating to the technical field of communication devices. The envelope tracking power supply circuit comprises a multi-power-supply-stage circuit (1), a linear amplifica...
|
|
WO/2022/084260A1 |
Apparatus and methods for compensating supply sensitive circuits for supply voltage variation are provided. In certain embodiments, an electronic system includes a power supply that outputs a supply voltage having a nominal voltage level...
|
|
WO/2022/077956A1 |
Provided in embodiments of the present application are a power control apparatus for improving a harmonic wave, and a power amplifier and a device. The power control apparatus comprises a voltage conversion circuit and a power control ci...
|
|
WO/2022/077758A1 |
A gate-source voltage disturbance rejection circuit based on a transconductance gain negative feedback mechanism, used for driving a driven power MOSFET (Q1). The driven power MOSFET (Q1) performs a switching operation by means of a driv...
|
|
WO/2022/080603A1 |
The present invention relates to a 10W power amplifier for a Ka band. The power amplifier comprises: a drive amplifying unit; a mid-stage amplifying unit composed of two transistors; a final-stage amplifying unit composed of four transis...
|
|
WO/2022/081313A1 |
An exemplary tunable circuit includes an inductor coupled to a node and a first capacitor coupled to the node. The tunable circuit also includes a variable capacitor coupled to the node, such that a total capacitance of the tunable circu...
|
|
WO/2022/073615A1 |
A method, apparatus, and a computer-readable storage medium are provided for compensating UE power amplifier distortion at a base station receiver. In an example implementation, the method may include a network node receiving a plurality...
|
|
WO/2022/073509A1 |
A wideband low power active isolator that may operate with a low voltage supply and provide improved linearity and insertion loss is described. The active isolator includes parallel connected common gate amplifier and common drain amplif...
|
|
WO/2022/076362A1 |
This application is directed to methods and devices for an efficient power amplification system. An electronic device (200) includes a first and a second power amplifier (210-1, 210-2) that are coupled to a quadrature combiner (220), a t...
|
|
WO/2022/075315A1 |
An amplifier equipped with: an amplification circuit 10, the properties of which change according to thermal history; and a bias circuit 20 which is equipped with an element for undergoing a thermal history corresponding to the thermal h...
|
|
WO/2022/072758A1 |
A distributed active, power combining amplifier including at least one main amplifier having a first main portion and a second main portion, at least one peaking amplifier having a first peaking portion and a second peaking portion, and ...
|
|
WO/2022/071837A1 |
Method and device(s) (120; 300; 800; 1000) for performing digital predistortion, "DPD", on multiple digital input signals (301-1..301-B; 401-1..401-B; 801-1..801-B) to be transmitted in different frequency bands (750), respectively, of a...
|
|
WO/2022/069122A1 |
A circuit arrangement (10) is provided which comprises an array of stages (11) for photon counting current to voltage conversion. Each stage (11) comprises a tunable operational transconductance amplifier (12) and a feedback network (16)...
|
|
WO/2022/069456A1 |
In one embodiment a shaper circuit comprises a first amplifier (20) comprising an input (21) and an output (22), the input (21) being configured to receive an input signal (Iin), which comprises one or more current pulses, a feedback com...
|
|
WO/2022/067205A1 |
A stacked amplifier circuit (600) includes an input stage (610) having first and second input ports respectively defined by inputs of first and second transistors. A transformer arrangement (630) includes first and second primary winding...
|
