| Document |
Document Title |
|
WO/2021/161721A1 |
The present invention increases the speed of operation of a power amplification circuit. A power amplification circuit (1) is provided with amplification units (10) in a plurality of stages, an ET terminal (101), and an APT terminal (102...
|
|
WO/2021/162881A1 |
An amplifier (700) comprises a common emitter stage coupled to a first (720) and a second (725) input, a common base stage coupled to the common emitter stage and to a first (730) and a second (735) output, and a cancellation path couple...
|
|
WO/2021/161928A1 |
Accordingly to the present invention, power consumption can be further reduced while accommodating high-frequencies. A power amplification circuit (1) is provided with a transmission circuit (2), a control circuit (3), a first terminal (...
|
|
WO/2021/160986A1 |
This application relates to driver circuitry (200) for receiving a digital input signal (D) and outputting, at first and second output nodes (203p, 203n), first and second analogue driving signals respectively for driving a transducer (1...
|
|
WO/2021/059161A9 |
A broadband power amplifier circuit (1) is disclosed for providing load modulation, and includes an active element (4) for receiving an impedance matched signal (5) and for amplifying the impedance matched signal (5) to supply an amplifi...
|
|
WO/2021/157152A1 |
The objective of the present invention is to suppress gain. In a power amplification circuit (10), a first transistor (Q1) has a first input terminal (11), a first output terminal (12), and a first ground terminal (13). A second transist...
|
|
WO/2021/153340A1 |
This class-D amplifier module 300 comprises a semiconductor chip 310 and n inductors L1 to Ln. The semiconductor chip 310 includes n output stages 312_1 to 312_n, n high-side drivers 314_1 to 314_n, and n low-side drivers 316_1 to 316_n....
|
|
WO/2021/152438A1 |
Apparatus comprising a first transmission line for transmitting radio frequency, RF, signals and at least one RF device comprising at least one active semiconductor device for processing RF signals, wherein said at least one RF device is...
|
|
WO/2021/150183A1 |
In the present invention, an analog distortion generator generating a distortion signal to prevent intermodulation distortion that occurs when amplifying multitone signals is developed. The said analog distortion generator comprises at l...
|
|
WO/2021/148409A1 |
The present invention relates to an operational amplifier comprising a symmetrical differential amplifier; a local common-mode feedback circuit coupled to the symmetrical differential amplifier; a tail current source circuit having at le...
|
|
WO/2021/147054A1 |
Provided is an integrated circuit, relating to the field of electronic technology, and being used to reduce the area occupied in an integrated circuit by a quadrature coupler. The quadrature coupler in the integrated circuit is provided ...
|
|
WO/2021/150455A1 |
A system (100) includes: a host processor (102); a transceiver (104) coupled to the host processor (102); and a power amplifier (126A-126N) coupled to an output of the transceiver (104). The transceiver (104) includes a transmit chain wi...
|
|
WO/2021/142745A1 |
Provided in the present application are a level shifting circuit, a control method therefor, and a driving circuit, related to the technical field of level shifting. The level shifting circuit comprises a first input end, a first output ...
|
|
WO/2021/145122A1 |
An image sensor and electronic apparatus comprise a pixel circuit configured to generate an analog signal; a vertical signal line configured to convey the analog signal from the pixel circuit; an analog amplifier circuit configured to re...
|
|
WO/2021/144017A1 |
A power amplifier and method of controlling a power amplifier is described. The power amplifier (300) includes a hybrid combiner (310) comprising a first input port and a second input port, an isolated port, and an output port, wherein t...
|
|
WO/2021/145121A1 |
An image sensor and processing method therein comprises a pixel circuit configured to generate a pixel signal; a vertical signal line configured to convey the pixel signal; and a charge amplifier circuit configured to receive the pixel s...
|
|
WO/2021/143122A1 |
A signal processing circuit, comprising a buffer, a first capacitor, a second capacitor, a first switch, and a second switch. The buffer receives an external signal, and accordingly generates an input signal. The buffer comprises an inpu...
|
|
WO/2021/145109A1 |
[Problem] To provide a reception circuit that suppresses the skew of the waveform of a signal to enable high-speed data communication. [Solution] This reception circuit is provided with: a first differential stage that receives a first i...
|
|
WO/2021/141030A1 |
A high frequency amplifier comprising: an asymmetric Doherty amplifier amplifying input high frequency signals that have a wavelength λ and comprising a carrier amplifier and a peak amplifier, said peak amplifier starting amplification ...
|
|
WO/2021/139153A1 |
A self-excited oscillation suppression device and method for a power amplifier circuit. The power amplifier circuit comprises a field effect transistor (12) and a feedback loop (11). Said device comprises: a first compensation circuit (1...
|
|
WO/2021/140563A1 |
This invention relates to a high-frequency semiconductor device. A problem of a conventional high-frequency semiconductor device provided with an input second-harmonic matching circuit has been a decrease in gain. The present invention p...
|
|
WO/2021/141464A1 |
Disclosed is an electronic device comprising a wireless communication circuit for generating an RF signal, an amplifier circuit that is electrically connected to the wireless communication circuit and amplifies the RF signal, and an ante...
|
|
WO/2021/140975A1 |
A high frequency amplifier comprising a driver amplifier that amplifies an inputted high frequency signal, and a Doherty amplifier that includes a carrier amplifier and a peak amplifier and that further amplifies a signal outputted by th...
|
|
WO/2021/134315A1 |
A motor nonlinear distortion compensation method and apparatus, and a computer-readable storage medium. The motor nonlinear distortion compensation method comprises: exciting a motor system by means of a logarithm frequency sweeping sign...
|
|
WO/2021/137951A1 |
Low-load-modulation, broadband power amplifiers and method of use are described. The amplifiers can include multiple amplifiers connected in parallel to amplify a signal that has been divided into parallel circuit branches. One of the am...
|
|
WO/2021/135407A1 |
An output matching network for a differential power amplifier. The output matching network comprises M pairs of coupling transmission lines arranged in a mirror symmetry manner, and microstrip transmission lines and matching capacitors w...
|
|
WO/2021/129494A1 |
A pre-distortion processing device, a signal transmission system, and a pre-distortion processing method. The pre-distortion processing device comprises a pre-distortion unit (101), a transmission unit (102) and a coupling unit (103) whi...
|
|
WO/2021/129781A1 |
A wireless communication system. A power supply circuit (320) within said wireless communication system comprises an envelope tracking modulator, an envelope tracking modulator being able to couple with a first power amplifier circuit (P...
|
|
WO/2021/131847A1 |
A signal processing device according to an embodiment of the present invention is provided with a first generation unit and a second generation unit. The first generation unit generates corrected data by correcting input data on the basi...
|
|
WO/2021/131147A1 |
The present invention improves the power addition efficiency. A second transistor (Q2) has a second base connected to the first collector of a first transistor (Q1). A third transistor (Q3) has a third base connected to the first collect...
|
|
WO/2021/133096A1 |
A portable communication device includes an antenna module. The antenna module includes a second printed circuit board; a first antenna, a second antenna and a first transmission-reception circuit positioned in the second printed circuit...
|
|
WO/2021/132375A1 |
This class D amplifier (1) comprises: a modulation signal generation unit (120) which generates a first modulation signal (Mp) and a second modulation signal (Mn), respectively; and a pulse generation unit (130) which generates a first p...
|
|
WO/2021/127613A1 |
An amplifier overload power limit circuit, system, and a method thereof comprising a monitoring of a current gain of a BIT (Q411) based on a current detector (430) and limiting power to the BIT (Q411) based on the monitored current gain ...
|
|
WO/2021/127304A1 |
An envelope tracking system includes an envelope signal generator, a supply modulator coupled to the envelope signal generator, the supply modulator comprising a switching regulator path configured to provide an output voltage at an outp...
|
|
WO/2021/125893A1 |
An apparatus and a method are provided for, in an electronic device which generates a reference signal having a reference frequency, mixes the reference signal to an input signal for transmission, and amplifies power, outputting a contro...
|
|
WO/2021/120709A1 |
A time delay calibration method, a wireless radio frequency device and a computer readable storage medium. The method comprises: receiving an input signal; performing time delay adjustment on an envelope of the input signal and the input...
|
|
WO/2021/120242A1 |
Disclosed is a 5G radio frequency front end power supply switching chip compatible with APT and ET modes. The chip comprises a first switch M1, a second switch M2, and a third switch M3. The first switch M1, the second switch M2, and the...
|
|
WO/2021/120728A1 |
Disclosed in the present application is a gain compression compensation circuit of a radio frequency power amplifier. The gain compression compensation circuit comprises: a low-pass filter module configured to receive some radio frequenc...
|
|
WO/2021/125111A1 |
The present invention detects output power with a compact structure and with low loss. A power amplification circuit (1) comprises: an amplifier; a voltage detection circuit (5); a current detection circuit (6); and an arithmetic circuit...
|
|
WO/2021/124613A1 |
The present invention improves the linearity of an input power-output power characteristic of an amplification circuit. A power amplification circuit (1) is provided with an amplification circuit (2), a bias circuit (3), a detection unit...
|
|
WO/2021/121191A1 |
A signal generation system and a terminal device. The system comprises: a power determining unit, a mode switching unit, a coefficient determining unit, and a signal producing unit, wherein the power determining unit is separately connec...
|
|
WO/2021/120918A1 |
An analog front-end circuit for a bioelectric sensor. The analog front-end circuit includes two feedforward amplifiers (13a, 13b) and respective feedback networks (12a, 12b), an output common-mode voltage detector (23), an error amplifie...
|
|
WO/2021/117936A1 |
Provided is a method of designing an MMIC power amplifier which enables: more accurate determination of stability of an MMIC power amplifier in which various oscillation phenomena occur; and enhancement of the stability. A stability dete...
|
|
WO/2021/115327A1 |
The present application provides a signal transmitter, which is able to improve the flexibility of signal decomposition of a transmitter and improve the system performance of the signal transmitter. The signal transmitter comprises: a si...
|
|
WO/2021/117142A1 |
An amplification element (T1) amplifies an input signal. A harmonic wave matching circuit (3) is connected to an output terminal of the amplification element (T1) via a first wire (W1). The harmonic wave matching circuit (3) comprises a ...
|
|
WO/2021/119673A1 |
Methods, systems, and apparatus, including computer programs encoded on computer storage media, for a radio frequency (RF) receiver including a dual-mode low noise amplifier (LNA). One of the methods includes configuring the RF receiver ...
|
|
WO/2021/117222A1 |
This Doherty amplifier (10) is configured such that: when both of a carrier amplifier (18) and a peak amplifier (19) are to be saturated, the ratio Z3/Z2 of the characteristic impedance Z3 of a second transmission line (13) to the charac...
|
|
WO/2021/118030A1 |
The present invention relates to a low power comparator that is useful in fields, such as that of the Internet of Things, for which the importance of power conversion efficiency is increasing, the low power comparator comprising: an inpu...
|
|
WO/2021/117375A1 |
An amplifying circuit (100) comprises: a first amplifier (10) disposed between an input terminal (t1) and an output terminal (t2); and a second amplifier (20) connected in parallel with the first amplifier (10) between the input terminal...
|
|
WO/2021/113112A1 |
A bias structure includes a reference voltage node connected to gate structures of a first NMOS transistor and a second NMOS transistor, a bias voltage node comprising a bias voltage, and a first op amp having a first input connected to ...
|
