| Document |
Document Title |
|
JPH01169828U |
|
|
JPH0156572B2 |
|
|
JPH01286620A |
PURPOSE: To ensure the propagation of an asynchronous counting signal by resetting a counter with either one of the asynchronous counting signal or the signal to have detected a counted value, and combining a logic circuit to output a ca...
|
|
JPH01286520A |
PURPOSE: To increase number of bits of a counter without decreasing the operating frequency by detecting overflow for each block and executing reload of a data. CONSTITUTION: A critical path exists in a low-order block and has a maximum ...
|
|
JPH0153811B2 |
|
|
JPH0153812B2 |
PURPOSE:To enable to variably alter a frequency division ratio without increasing components by sharing the operation of relatively low frequency for the frequency division by a microcomputer. CONSTITUTION:A frequency generated by a refe...
|
|
JPH0153810B2 |
|
|
JPH01284116A |
PURPOSE: To obtain a decoded output in all counting areas independently of propagation delay time by dividing a counter, and obtaining the output of a discrete value corresponding to a desired decoded value according to the decoded outpu...
|
|
JPH0153813B2 |
|
|
JPH0153529B2 |
|
|
JPH01282925A |
PURPOSE: To obtain a required operating speed with a required minimum chip area by providing a detection circuit detecting the carrying to a high-order counter without awaiting a carry signal from a low-order counter. CONSTITUTION: A cou...
|
|
JPH01162942U |
|
|
JPH01279620A |
PURPOSE: To inexpensively obtain a two mode frequency-divider which is stable up to a high frequency by providing two fixed frequency-dividers different in frequency-dividing values in the two mode frequency-divider and switching the out...
|
|
JPH01160732U |
|
|
JPH01278126A |
PURPOSE: To increase the degree of pattern designing freedom and also to assure the working of a semiconductor device by setting a processing circuit between an asynchronous up-counter and a coincidence detecting circuit. CONSTITUTION: T...
|
|
JPH0150141B2 |
|
|
JPH01269318A |
PURPOSE: To dispense with a masking register by controlling a device so that initial values are set for some N bits, and simultaneously, the inverted value of the bit in a comparison value to which one bit, at least, other than said N bi...
|
|
JPH01269319A |
PURPOSE: To sufficiently secure the width of a reset signal to clear a counter so as to clear it stably by abolishing a decoder to reset a D-type FF, and adding a NAND gate to take the logical product of a pulse signal and the output sig...
|
|
JPH0149054B2 |
|
|
JPH0148700B2 |
A frequency divider which divides clock pulses to obtain the clock frequency of a desired dividing ratio comprises a binary counter, cycle data forming circuit and inhibit circuit to which the dividing ratio is fed in the form of the div...
|
|
JPH0148701B2 |
|
|
JPH0148699B2 |
|
|
JPH01151629U |
|
|
JPH01261926A |
PURPOSE: To previously prevent the abnormality of a signal waveform at the time of switching a frequency and to obtain the stable and objective frequency by obtaining a frequency-dividing output from the AND output of an inputted referen...
|
|
JPH01261016A |
PURPOSE: To obtain a clock output with a frequency of a small error with respect to the set frequency by providing 1st and 2nd reference oscillators with two frequencies, 1st and 2nd programmable frequency dividers, a gate circuit and a ...
|
|
JPH0147941B2 |
|
|
JPH01255319A |
PURPOSE: To evade the lowering a maximum action frequency due to the feedback time of a frequency-dividing ratio switching by inputting the complementary output of a second flip-flop to a first counter. CONSTITUTION: The title circuit ha...
|
|
JPH0147050B2 |
|
|
JPH01256222A |
PURPOSE: To obtain a difference in the crossover timing by blocking the passing in the presence of an abnormality in the period of a load pulse and using an AND so as to gate a pulse whose count period is made coincident and an output of...
|
|
JPH01254021A |
PURPOSE: To attain smooth switching of frequency division period by providing an initializing means initializing the frequency division means by an output of an end point detection means and a latch means storing a period switching signa...
|
|
JPH01251822A |
PURPOSE: To prevent the occurrence of spikes by providing an output inverting circuit which produces an inverted or non-inverted signal with the AND of the output of a parity deciding circuit and also a flip-flop. CONSTITUTION: A parity ...
|
|
JPH01238220A |
PURPOSE: To attain a frequency division by a non integer by inverting the lowest position bit of a binary code constituting a frequency dividing ratio setting value for every generation of an output clock signal. CONSTITUTION: An input c...
|
|
JPH01238318A |
PURPOSE: To act the circuit like (N-0.5)-ary counter by providing an N-ary counter giving a command signal in case of overflow and an inverting/ noninverting control circuit giving an output to the N-ary counter through alternate inversi...
|
|
JPH01236727A |
PURPOSE: To generate a clock which is synchronized with an input clock and has an integral multiple of the frequency of the input clock by detecting the leading edge of the first input signal after initialization and starting supply of a...
|
|
JPH01232827A |
PURPOSE: To restore the erroneous sequence caused by the effect of noise or the like automatically into the normal sequence with simple circuit constitution by providing a reset circuit detecting the malfunction of a ring counter and res...
|
|
JPH01231520A |
PURPOSE: To omit the external channel mode setting signal and its input terminal by setting successively the AND gates into the enable states in response to the input of a master clock having a high frequency CONSTITUTION: Each of 1st AN...
|
|
JPH0142531B2 |
|
|
JPH01228324A |
PURPOSE: To obtain the output of 50% duty factor for 1/(2n-1)-fold frequency of an original signal by decoding the output of a 2n-1 counter and holding one signal of the output in a register circuit with a clock and holding the other the...
|
|
JPH01133750U |
|
|
JPH01221019A |
PURPOSE: To halve the frequency of a basic clock with respect to the frequency of a conventional system by providing a circuit applying frequency division of 1/(an integral number +0.5) to part of the frequency division circuit. CONSTITU...
|
|
JPH01215120A |
PURPOSE: To surely reset a circuit applying reset by holding the reset signal and releasing the reset signal stored at a point of time when reset is applied to a circuit to be reset. CONSTITUTION: With a reset signal Reset given to an RS...
|
|
JPH01210875A |
PURPOSE: To efficiently test an operation limit of a prescaler in a short time by providing a pulse pattern generator for outputting the first and the second pulse train signals and a timing signal which has synchornized with the first p...
|
|
JPH01122634U |
|
|
JPH01117124U |
|
|
JPH01194513A |
PURPOSE:To easily cause a dividable frequency to be variable and to decrease a dividable lower limit frequency by using variable capacity or fixed capacity. CONSTITUTION:By attaching variable capacity diodes DI1 and DI2 to the output of ...
|
|
JPH01190125A |
PURPOSE: To eliminate the need for an external connection, to eliminate malfunction or response delay due to noise and to improve the reliability by selecting the input of a pulse output to a counter section, and the input of the input c...
|
|
JPH01187968A |
PURPOSE:To measure even the gate delay time per one stage shortened easily by measurement only by an LSI tester by mounting a ring oscillator formed while having a specified logic gate and a frequency divider frequency-dividing an output...
|
|
JPH01185024A |
PURPOSE:To suppress the lowering of an action maximum frequency(Fmax) by multistage-connecting synchronous counters, connecting D-flip-flops between the counters to be connected, and delaying ripple carries outputted from the counters by...
|
|
JPH01100534U |
|
|
JPH01100535U |
|
