| Document |
Document Title |
|
JPH0481124A |
PURPOSE: To eliminate the need for estimating a value possibly set as a count in advance by providing a NAND circuit which generates an n-bit select signal selecting the setting of a count and a reset signal to a counter based on an outp...
|
|
JPH0478223A |
PURPOSE: To decrease the capacity of a ROM by dividing an output of a counter into two as high and lower-order bits, giving the high-order bit to a selector and the low-order bit to the ROM respectively and selecting an output of the ROM...
|
|
JPH0472815A |
PURPOSE: To correct an error of a read value completely on the occurrence of carry from a low-order counter to a high-order counter by inputting a count output bit by N bits lower than a most significant count output bit of the low- orde...
|
|
JPH0427633U |
|
|
JPH0470121A |
PURPOSE: To speed up the operation of the circuit and to reduce energy consumption by replacing a D-latch, which does not require a reset means, with a D-latch having two-input OR function. CONSTITUTION: Since the inverted output of a D-...
|
|
JPH0468614A |
PURPOSE: To reduce the number of logic elements by configurating a 1/3 frequency divider circuit with three D FFs, one buffer, one inverter and one AND gate. CONSTITUTION: When the output of each Q terminal of D FFs 1-3 is 0, the output ...
|
|
JPH0411051B2 |
A variable-ratio frequency divider has a D flip-flop which makes possible high-speed operation, and the number of frequency divisions is made variable by changing the transmission delay time of a delay element included in a feedback loop...
|
|
JPH0461420A |
PURPOSE: To attain high speed processing by compensating a deviation in an output time between a low-order bit and a high-order bit of a counter caused when a carry takes place from the low-order bit to the high-order bit and detecting t...
|
|
JPH0411134B2 |
|
|
JPH0454725A |
PURPOSE: To prevent a decrease in current consumption and a delay in an operation time and to reduce a maximum logic stage number so as to attain low voltage operation by dispersing a circuit element into plural D latches into the freque...
|
|
JPH0454726A |
PURPOSE: To attain the frequency division of a high frequency pulse by inputting a pulse signal having an optional period and an optional duty ratio to the frequency dividing circuit and outputting a pulse signal subjected to 1/N frequen...
|
|
JPH0419834U |
|
|
JPH0447712A |
PURPOSE: To set a frequency division ratio optionally by inputting a clock to an input terminal of a counter, inputting a ripple carry output of the counter to a load input terminal, setting a preset value in the timing of the carry outp...
|
|
JPH0442465A |
PURPOSE:To generate different periodical clock signals by using one oscillator by providing a specific 1/3 frequency divider circuit for receiving a constant periodical input clock signal having an equal length of time in a high part and...
|
|
JPH0440116A |
PURPOSE: To obtain an arbitrary divided frequency by outputting a thinning-out data, which is provided on a memory, to clock synchronizing serial communication. CONSTITUTION: In the clock synchronizing serial communication, a parallel da...
|
|
JPH047134B2 |
|
|
JPH047133B2 |
|
|
JPH047135B2 |
|
|
JPH047109B2 |
|
|
JPH0437904A |
PURPOSE:To enable a counter device to perform its counting action while skipping over the count value of an optional range by correcting the count value of a counter by a desired amount when the count value is coincident with a desired l...
|
|
JPH046287B2 |
|
|
JPH0435122A |
PURPOSE: To generate a pulse accurately at a high speed even when a circuit is constituted of a device of a next stage with a small drive power by constitut ing this circuit with the arithmetic operation between the output of a master se...
|
|
JPH046110B2 |
|
|
JPH046139B2 |
|
|
JPH0433411A |
PURPOSE: To simplify the circuit constitution and to realize the counter for the variable number of steppings whose number of steppings is made variable by bringing only a 2nd counter to a count enable state at all times in the specific ...
|
|
JPH044773B2 |
|
|
JPH0410434U |
|
|
JPH042506Y2 |
|
|
JPH043129B2 |
|
|
JPH0416022A |
PURPOSE: To facilitate large scale circuit integration by providing a frequency division section feeding a count output every time a specific number of clocks whose frequency is f1 is counted, a control data generating section and a freq...
|
|
JPH042012B2 |
PURPOSE:To improve the operating frequency without adding excess elements by adopting the arrangement of a transistor (TR) element and a load resistor so as to prevent the occurrence of ringing. CONSTITUTION:Current storage TRs Q1-Q4 of ...
|
|
JPH0410811A |
PURPOSE: To reduce periodic noise due to the operation of the circuit by providing a common clock having a prescribed period to each shift register to synchronize the operation of each shift register with the clock. CONSTITUTION: The out...
|
|
JPH048015A |
PURPOSE: To count a clock number (2N+1) or over even when an N-bit counter is employed by inactivating a counter for a prescribed reference clock period from a point of time when the count is counted up from a 2nd prescribed value smalle...
|
|
JPH041438B2 |
|
|
JPH042133U |
|
|
JPH044611A |
PURPOSE: To reduce the number of circuit components and to simplify the wiring by providing a 1st control circuit changing the polarity of a counter output, a carry signal/borrow signal generating circuit, a 2nd control circuit changing ...
|
|
JPH0381332B2 |
|
|
JPH03125532U |
|
|
JPH03123327U |
|
|
JPH0378008B2 |
PURPOSE:To ensure a high-speed operation of a frequency divider with a simple circuit constitution by applying simultaneously the input signals shorter than the current transfer time of a current flip-flop to two Josephson elements. CONS...
|
|
JPH03280716A |
PURPOSE: To obtain a wide operating frequency range by setting an input and a complementary input bias level to a high and a low level respectively in response to an input frequency and varying the state in the inside of an IC automatica...
|
|
JPH0377690B2 |
PURPOSE:To remove the limit of the maximum operating frequency of the circuit, by picking up the feedback signal from before n bits so that the delay time of the feedback can be neglected and making feedback with a delay, in a binary seq...
|
|
JPH03280620A |
PURPOSE: To easily obtain a frequency divider circuit capable of frequency- dividing the optional M number of pulses into the optional N number of pulses and corresponding to a pulse input in two-way of UP/DOWN directions by providing an...
|
|
JPH03280710A |
PURPOSE: To generate a period where non-signal outputs equal to the period of phase difference between outputs of two ring counters by generating a non- signal period between clock signals of each phase logically so as to obtain a clock ...
|
|
JPH03277019A |
PURPOSE: To simply apply correction control to the output frequency of a frequency dividing circuit externally as a digital value by giving an external signal to the frequency dividing circuit so as to control the input frequency. CONSTI...
|
|
JPH03273709A |
PURPOSE: To secure the coincidence of frequency stability between a phase control circuit and a source oscillator by selecting a signal of the corresponding phase out of a delay circuit equivalent to one cycle of an input signal to be co...
|
|
JPH03263921A |
PURPOSE: To realize an n-bit counter with preset in which the number of input terminals are reduced to a minimum by detecting the rise or fall of a signal inputted to the input terminal, and outputting a loading signal to the n-bit count...
|
|
JPH03263920A |
PURPOSE: To accelerate the operating speed of this counter circuit by assembling the NOT gate of a feedback gate in a D-FF in a veritically laminated gate, and operating it with the same constant current source as that for a clock input ...
|
|
JPH03262329A |
PURPOSE: To generate a repetitive waveform having a period of 1/n of a frequency given to each flip-flop and to attain high speed operation by connecting n-set of flip-flops in a ring and setting a required initial value of each flip-flo...
|
|
JPH03262210A |
PURPOSE: To set a frequency division ratio of a small circuit scale optionally by using a delay signal outputted from a binary element to frequency-divide an oscillation oscillating frequency. CONSTITUTION: A pre-stage Q output terminal ...
|
