| Document |
Document Title |
|
WO/2024/036828A1 |
Provided in the embodiments of the present application are a memory and a manufacturing method and a read-write control method therefor. In the memory provided in the embodiments of the present application, a transistor of a storage unit...
|
|
WO/2024/036720A1 |
Provided in the present disclosure are a method for acquiring a row hammer refresh address, and a device. The method comprises: acquiring the current sampling address after a previous row hammer refresh signal arrives; determining whethe...
|
|
WO/2024/038676A1 |
Data held in a volatile storage unit can be stored in a resistance changing element without interposing a transistor of the volatile storage unit. This storage device comprises: a volatile storage unit provided with a volatile storage ...
|
|
WO/2024/036797A1 |
A write leveling circuit applied to a memory, and a control method for the write leveling circuit. The write leveling circuit comprises: a write signal generation unit, which is used for receiving a first clock signal and a first indicat...
|
|
WO/2024/038981A1 |
Disclosed is a memory device including a memory cell storing data by operations of word lines and bit lines. The memory device comprises: switches that form word lines and bit lines in rows and columns and are connected to the word lines...
|
|
WO/2023/018893A9 |
The disclosure is directed to systems, devices, and methods for generating, stabilizing, and controlling mesoscopic spin order of electrons. The device includes a two-dimensional (2D) semiconductor monolayer configured to accommodate a 2...
|
|
WO/2024/038126A1 |
The invention relates to a device for continuously replicating a hologram comprising a coating module which is designed to coat a liquid photopolymer onto a first carrier film, a lamination module which is designed to apply a second carr...
|
|
WO/2024/040107A1 |
A quantum computing system including a quantum computing resource having a plurality of logical qubits, a classical memory, an on-chip decoder controller, and at least one classical processor is disclosed. The on-chip decoder controller ...
|
|
WO/2024/037711A1 |
The present invention relates to a compact writing and reading head for hyper-speed data recording on ceramic material.
|
|
WO/2024/038825A1 |
Provided is a magnetic recording medium capable of improving electromagnetic conversion characteristics. This magnetic recording medium has a tape shape and comprises a recording layer having a granular structure. The magnetic recordin...
|
|
WO/2024/036723A1 |
Provided in the present disclosure are a counting circuit and a memory. The counting circuit comprises a counting module, which is used for outputting a count value when the count value exceeds a preset threshold value; a decoding module...
|
|
WO/2024/035534A1 |
Techniques are provided for a radiation hardened memory system. A memory system implementing the techniques according to an embodiment includes a redundancy comparator configured to detect differences between data stored redundantly in a...
|
|
WO/2024/031952A1 |
Disclosed in the present invention are an FRAM reading method and reading circuit. The method comprises: with regard to voltage signals on bit lines of a storage unit and a reference unit in an FRAM array, converting change rates of both...
|
|
WO/2024/031776A1 |
Embodiments of the present disclosure provide a delay-locked loop, a delay locking method, a clock synchronization circuit, and a memory. The delay-locked loop comprises: a frequency division module configured to receive an input clock s...
|
|
WO/2024/034734A1 |
The present invention relates to a NAF memory device in which a NAND flash memory and a flip-flop are coupled together, and an operating method thereof, wherein, by configuring a NAF memory in which a flip-flop is fused to a NAND memory ...
|
|
WO/2024/031815A1 |
Provided in the present disclosure are a sense amplifier, a control method and a semiconductor memory. The sense amplifier comprises a sensing module and an equalization module, the sensing module being connected to a bit line and a comp...
|
|
WO/2024/032122A1 |
Embodiments of the present application provide a memory cell and a fabrication method, a dynamic memory, a storage device, and a read-write method. The memory cell comprises a transistor and a storage capacitor. The transistor comprises ...
|
|
WO/2024/031814A1 |
The present disclosure provides a sense amplifier, a control method, and a semiconductor memory. The sense amplifier comprises a sensing module and an equalization module. The sensing module is connected to a bit line and a complementary...
|
|
WO/2024/032123A1 |
Provided in the embodiments of the present application are a memory cell and a manufacturing method therefor, and a dynamic memory, a storage apparatus and a read-write method. In the memory cell, a source electrode, a drain electrode, a...
|
|
WO/2024/035480A1 |
Technology is disclosed herein for detecting leaky word lines in a non-volatile storage system. The exact leaky word line may be located very rapidly using a divide and conquer approach. Fist a determination may be made whether at least ...
|
|
WO/2024/034492A1 |
Provided is a non-alkali glass plate having a sufficiently high strain point and Young's modulus together with excellent productivity. A non-alkali glass plate according to the present invention is characterized by having a glass composi...
|
|
WO/2024/035476A1 |
Non-volatile memory cells are programmed by pre-charging channels of unselected non-volatile memory cells connected to a selected data word line, boosting the channels of unselected non-volatile memory cells connected to the selected dat...
|
|
WO/2024/032560A1 |
Provided in the present application are a method for over-erase repair of a non-volatile memory, a storage apparatus that can execute the method, and a computer-readable medium storing an instruction for executing the method, wherein the...
|
|
WO/2024/032076A1 |
Provided in the present disclosure are an address refresh verification method and apparatus, and a medium and a device. The method comprises: using, as a seed address, a row address having the highest repetition rate or having the number...
|
|
WO/2024/033742A1 |
The present invention provides a novel signal output circuit. The present invention provides a shift register which has a signal output circuit that comprises a vertical channel transistor. The present invention enables the achievement o...
|
|
WO/2024/032333A1 |
The present invention relates to the technical field of phonographs, and provides a phonograph capable of automatically adjusting a rotational speed. The present invention comprises a phonograph bracket and a rotating platter. The phonog...
|
|
WO/2024/035561A1 |
A memory system includes a host controller that issues access commands, including write pattern commands, to a dynamic, random-access memory (DRAM). Local control circuitry and a row-preset circuitry service write-pattern commands to min...
|
|
WO/2024/033634A1 |
Disclosed herein are systems and methods for generating a synopsis video. A system may receive an input video of a first duration and a request to generate a synopsis video of a second duration based on the input video. The system genera...
|
|
WO/2024/035482A1 |
Technology is disclosed herein for detecting grown bad blocks in a non-volatile storage system. A stress test may accelerate stressful conditions on the memory cells and thereby provide for early detection of grown bad blocks. The stress...
|
|
WO/2024/026965A1 |
Provided in the embodiments of the present disclosure are an address signal transmission circuit, an address signal transmission method, and a storage system. The address signal transmission circuit comprises: a transmission control modu...
|
|
WO/2024/026588A1 |
Provided in the present application are a data read-write control method and apparatus, which can improve the security of data read-write. The method may comprise: a control apparatus sending first control information to a storage appara...
|
|
WO/2024/029067A1 |
A semiconductor memory device (1) comprises a memory cell array (2) and a write circuit (3) that has a function of setting a bit line of a memory cell to be written to a low potential and sets a bit line on a low-potential side to a nega...
|
|
WO/2024/030244A1 |
A system and method and for searching for an element in and replacement a portion of a video is conducted by retrieving the video and generating a video index for the video, the video index indexing a plurality of elements of the video s...
|
|
WO/2024/028682A1 |
Provided is a semiconductor device that demonstrates fast access speed. This semiconductor device has a first storage layer, a second storage layer, and a circuit layer. The first storage layer has a plurality of first storage circuits, ...
|
|
WO/2024/026918A1 |
The present disclosure provides an impedance matching circuit, an impedance matching method and a semiconductor memory. The circuit comprises a driving module, a calibration module, a digital logic module, a receiving module and a first ...
|
|
WO/2024/030190A1 |
In a non-volatile memory, to achieve a shallow and tight erased threshold voltage distribution, a process is performed that includes erasing a group of non-volatile memory cells, identifying a first set of the bit lines that are connecte...
|
|
WO/2024/027620A1 |
Provided in the present application are a data storage medium and a use thereof. Also provided is a nucleic acid molecule. The nucleic acid molecule can be combined with a carrier having addressable information, and data information cont...
|
|
WO/2024/030061A1 |
Method for providing an output digital video stream (230), the method comprising continuously collecting a real-time first primary digital video stream (210, 301); performing a first digital image analysis of the first primary digital vi...
|
|
WO/2024/027376A1 |
Disclosed are a memory test method, apparatus, device and system, and a chip and a board card, which relate to the technical field of computers, and solve the problem of it being impossible to compare data in a memory, such that the memo...
|
|
WO/2024/030336A1 |
Methods, systems, and media for displaying streaming media content on a user device using video sprite sheets are provided. In some embodiments, a method for displaying streaming media content on a user device includes: receiving a first...
|
|
WO/2024/029186A1 |
In the present invention, data held in a volatile memory unit is enabled to be stored in a non-volatile memory part on the basis of voltage driving. This memory device comprises: a volatile memory unit for holding data in a complementa...
|
|
WO/2024/030785A2 |
A memory system includes a memory device including an array of storage transistors organized in multiple memory banks, each memory bank including multiple memory pages; and a control circuit configured to interact with the memory device ...
|
|
WO/2024/028680A1 |
Provided is a semiconductor device having a novel configuration. This semiconductor device comprises an arithmetic logic unit, bus wiring, and a storage device. The storage device comprises a first element layer having a plurality of rea...
|
|
WO/2024/030556A1 |
Described herein are embodiments of a photonic computing system comprising one or more processors in communication with disaggregated memory through one or more optical channels. The disaggregated memory comprises multiple memory units p...
|
|
WO/2024/027936A1 |
A compact in-memory computer architecture includes memory components arranged in rows and columns, bit lines each connecting a row of memory components, and word lines each connecting a column of memory components. Each memory component ...
|
|
WO/2024/027433A1 |
The present application provides an integrated circuit and a control method therefor, and a chip and a terminal, and can prolong the endurance of a ferroelectric capacitor. The integrated circuit comprises a ferroelectric storage unit, a...
|
|
WO/2024/021163A1 |
A burn-in test apparatus (200) and test device. The burn-in test apparatus (200) comprises: a test board (210), on which a chip is placed; and a test circuit (220), which comprises an analog-to-digital conversion module (221), wherein an...
|
|
WO/2023/231798A9 |
The present application relates to the technical field of semiconductors, and provides a ferroelectric memory and a preparation method therefor, and an electronic device, capable of prolonging the service life of ferroelectric memories. ...
|
|
WO/2024/021176A1 |
Disclosed in the present invention are a data reading method and system for a 1S1C memory. The method comprises: receiving a reading instruction, and according to same, charging to a bit line voltage working value the voltage of a bit li...
|
|
WO/2024/025735A1 |
Methods and devices to control PCM switches are disclosed. The described devices include PCM switch drivers and logic and control circuits, all integrated with the PCM and the associated heater on the same chip. Various architectures for...
|
