Login| Sign Up| Help| Contact|

Patent Searching and Data


Matches 251 - 300 out of 858,320

Document Document Title
WO/2019/112068A1
A storage circuit (11) is provided with: memory cells (MCij) each of which include a MTJ element; and reference cells (RCi) each of which include a series circuit of a linear resistor (FR) and a MTJ element set in a low resistance state....  
WO/2019/111532A1
Provided is a disk tray capable of extracting a plurality of disks more reliably, and reducing the occurrence of powdering caused by the extraction of the disks. This disk tray is a disk tray that houses a plurality of disks in a stacked...  
WO/2019/113215A1
Methods, devices, systems and computer software/program code products improve the reliability of scene reconstruction through the use of a persistent store or cache to retain scene information observed across one or more previous frames.  
WO/2019/111531A1
Provided is a disk device in which the configuration of a changer unit can be simplified by eliminating the need to provide a lifter. The invention comprises a disk selector spindle that holds a plurality of disks in a stacked state and ...  
WO/2019/112358A1
The present invention relates to: a hologram recording medium having a main relaxation temperature of 0℃ or lower as determined by dynamic mechanical analysis in the -80℃ to 30℃ range, the main relaxation temperature being the poin...  
WO/2019/111088A1
Provided is a storage device capable of performing both a retention operation at high temperatures and a high-speed operation at low temperatures. This storage device has a driver circuit and a plurality of memory cells. The memory cells...  
WO/2019/112280A1
An audio file generating/playing device and method for foreign language listening comprehension are disclosed. The device comprises: an audio file storage module for storing an audio file created in a foreign language voice; an augmented...  
WO/2019/111260A1
A hardware memory includes at least one memory cell, peripheral circuitry and randomization circuitry. The memory cell(s) store data, which may be written to, read from and held in the hardware memory. The peripheral circuitry reads and ...  
WO/2019/110874A1
A method, apparatus and computer-readable storage medium provide information regarding changes in viewing behavior between first and second frame of a video. In a method, a plurality of objects that are included within a respective frame...  
WO/2019/112680A1
Write assist circuitry (106) facilitates increased voltage applied to a memory device (100), such as a memory cell (101), in changing a logical state of the memory device during a write operation. The write assist circuitry includes a se...  
WO/2019/111112A1
Provided is a semiconductor device that exhibits a high on-state current and a fast operation speed. This semiconductor device comprises a transistor and a first circuit. The transistor comprises a first gate and a second gate that have ...  
WO/2019/112675A1
A high-performance write operation to program data to a group of non-volatile memory cells may be completed in response to applying a single programming pulse to the group. Programming of the cells may be verified (and/or corrected) afte...  
WO/2019/111525A1
[Problem] To provide a semiconductor storage device which operates appropriately when arrayed in a memory cell, while avoiding a voltage drop due to an oxide film formed on a surface of a semiconductor substrate. [Solution] This semicond...  
WO/2019/112576A1
Multi-period thin-film structures exhibiting giant magnetoresistance (GMR) are described. Techniques are also described by which narrow spacing and/or feature size may be achieved for such structures and other thin-film structures having...  
WO/2019/109944A1
A method, apparatus and device for storing a parameter of an energy storage battery in an energy storage system and a method, apparatus and device for reading a parameter of an energy storage battery in an energy storage system. The stor...  
WO/2019/112882A1
Apparatuses and methods for providing bias signals in a semiconductor device are described. An example apparatus includes a power supply configured to provide a supply voltage and further includes a bias circuit coupled to the power supp...  
WO/2019/111533A1
Provided is a disk device that improves the maintainability of a drive unit. This disk device comprises: a disk tray; and a disk selector that supplies, to a drive unit, a single disk from among a plurality of disks stacked on the disk t...  
WO/2019/112756A1
A memory device includes a memory cell, a logic device and a high voltage device formed on the same semiconductor substrate. Portions of the upper surface of the substrate under the memory cell and the high voltage device are recessed re...  
WO/2019/110395A1
An aspect of the invention relates to a method for interacting with a subtitle displayed in a display area of a digital television screen, the method comprising: - a calibration step, in which: • a computer displays a first point in th...  
WO/2019/112881A1
Disclosed herein is an apparatus that includes first and second voltage terminals; first, second, and third circuit nodes, a potential of the first circuit node being changed based on an input signal; a flip-flop circuit comprising first...  
WO/2019/112712A1
Reduction of program disturb degradation in a flash memory cell array is facilitated by selectively switching wordline voltage levels in a sequence that reduces the likelihood of trapping electrons in memory cell channels. During a progr...  
WO/2019/110015A1
A DRAM cell includes a transistor, a first diode and a second diode. The transistor has a gate electrically coupled to a word line of an address decoder and a drain electrically coupled to a bit line of the address decoder. The bit line ...  
WO/2019/111437A1
This optical disc wherein information can be recorded on both sides is provided with: a specific information region, which is provided merely on one side of the optical disc, and in which specific information of the optical disc is to be...  
WO/2019/108274A1
A memory device includes a data write circuitry. The data write circuitry is configured to capture a first write command received via an external input/output (I/O) interface. The data write circuitry is further configured to generate a ...  
WO/2019/106479A1
A novel memory device is provided. A first cell array including a plurality of memory cells and a second cell array including a plurality of memory cells are stacked. One of two bit lines of a first bit line pair is electrically connecte...  
WO/2019/108298A1
Apparatuses, systems, and methods are disclosed for current sensing for non-volatile memory. A current to voltage conversion circuit (706) may convert a current coupled to a sense amplifier (150) to an analog voltage at a sense node (708...  
WO/2019/108334A1
An artificial neural network device that utilizes analog neuromorphic memory that comprises one or more non-volatile memory arrays. The embodiments comprise improved mechanisms and algorithms for tuning the non-volatile memory arrays suc...  
WO/2019/108271A1
Apparatuses and methods including memory commands for semiconductor memories are described. A controller provides a memory system with memory commands to access memory. The commands are decoded to provide internal signals and commands fo...  
WO/2019/105852A1
The invention relates to a data storage device (100) for a motor vehicle, said data storage device (100) comprising: a data store (20) with a plurality of memory blocks (20-1,..., 20-n), wherein each individual memory block has a plurali...  
WO/2019/108381A1
A magnetically free region of magnetoresistive device includes at least a first ferromagnetic region and a second ferromagnetic region separated by a non-magnetic insertion region. At least one of the first ferromagnetic region and the s...  
WO/2019/108417A1
Spin-orbit-torque (SOT) segments are provided along the sides of free layers in magnetoresistive devices that include magnetic tunnel junctions. Current flowing through such SOT segments injects spin current into the free layers such tha...  
WO/2019/105654A1
The invention relates to a record player having a turntable for holding a record and having a tone arm, in particular a tangential tone arm, for tracking the record. At least one first hydrostatic bearing for supporting the turntable and...  
WO/2019/108401A1
A method may include comparing input data to stored data stored in a memory cell and determining whether the input data matches the stored data based on whether the memory cell snaps back in response to an applied voltage differential ac...  
WO/2019/108697A1
A recording slider interface is provided for interactively creating content recordings, the recording slider interface including a flexible recording slider object for controlling capture of the content recordings. A first manipulation o...  
WO/2019/108402A1
In an example, a plurality of signal pulses is applied across a plurality of memory cells concurrently until each respective memory cell reaches a desired state. Each respective memory cell is commonly coupled to a first signal line and ...  
WO/2019/106484A1
A memory system includes memory modules having a number of sets of memory devices including data memory devices for data and error correction code (ECC). The ECC memory devices carry ECC symbols in order to facilitate Redundant Array of ...  
WO/2019/108278A1
A memory device (10) may include voltage regulation circuitry (220) configured to supply a voltage signal between a high signal and a low signal. The memory device (10) may include a first data line (224) configured to provide a first ch...  
WO/2018/089352A3
Methods and systems for synchronizing audio streams. The method includes tagging a first presentation time to a frame buffer of a first audio stream and a second presentation time to a frame buffer of a second audio stream. The second au...  
WO/2019/106127A1
The present invention relates to a neuromimetic network (10) comprising a set of neurons (20) and a set of synapses (25), at least one neuron (20) comprising a first stack (35) of superimposed layers, the first stack (35) successively co...  
WO/2019/106436A1
Methods and devices for a spintronic device of spin-orbit torque magnetic random access memory (SOT-MRAM) are provided. A unit cell of a device can comprise a ferromagnetic (or ferrimagnetic or antiferromagnetic) layer on the heavy metal...  
WO/2019/103788A1
Apparatuses, systems, and methods are disclosed for magnetoresistive random access memory. A magnetic tunnel junction (350) for storing data includes a fixed layer (412), a barrier layer (410), and a composite free layer (400). A barrier...  
WO/2019/102669A1
An aluminum alloy substrate for magnetic disks, which is characterized in that the product of the loss factor and the plate thickness of the substrate is 0.7 × 10-3 or more; a method for producing this aluminum alloy substrate for magne...  
WO/2019/102733A1
The present invention prevents deterioration in convergence performance and operational stability when updating a coefficient due to an increase in constraint length, thereby improving decoding performance. A decoding device according to...  
WO/2019/103297A1
A mobile terminal according to an embodiment of the present invention may comprise: a display; a communication unit that communicates with a plurality of music bots; and a controller that extracts sound source characteristic information ...  
WO/2019/079083A3
In an embedded device with a plurality of processor cores, each core has a static random access memory (SRAM), a memory built-in self-test (MBIST) controller associated with the SRAM, an MBIST access port coupled with the MBIST controlle...  
WO/2019/101857A1
The present disclosure relates to a method for providing assistance to a colorist in color grading of a virtual reality video content, called VR content, said method comprising the steps of: - receiving (100) the VR content being graded ...  
WO/2019/103770A1
Methods, systems, and apparatuses related to memory operation with on-die termination (ODT) are provided. A memory device may be configured to provide ODT at a first portion (e.g., rank) during communications at a second portion (e.g., r...  
WO/2019/103769A1
Methods, systems, and apparatuses related to memory operation with on- die termination (ODT) are provided. A memory device may be configured to provide ODT at a first portion (e.g., rank) during multiple communications at a second portio...  
WO/2019/101405A1
The invention proceeds from a laser projection device comprising: at least one laser diode (12) for generating at least one laser beam (14), at least one laser driver (16) for driving the at least one laser diode (12), at least one image...  
WO/2019/103445A1
The flash memory device according to one embodiment of the present invention comprises a selection transistor for selecting a cell string, and a plurality of memory cells connected in series to the selection transistor, wherein the selec...  

Matches 251 - 300 out of 858,320