Login| Sign Up| Help| Contact|

Patent Searching and Data


Matches 351 - 400 out of 855,252

Document Document Title
WO/2018/069219A1
The invention relates to a system for dynamically maximizing the contrast between the foreground and background in images and/or image sequences, comprising at least one image capturing device (C1, C2); at least one analysis module (A1, ...  
WO/2018/069021A1
The method comprises at least: a step of measuring the crossing times T 1, T 2,..., T K,..., T K of a set of thresholds (11) by said signal (10) over a given time interval (T) and in which the sequence numbers of the crossed thresholds a...  
WO/2018/071046A1
Methods and systems for providing a video stream along with a slow motion video showing a particular event depicted in the video stream are described herein. The method includes generating a first video stream and generating a second vid...  
WO/2018/070244A1
The present invention stores, without excess or deficiency, management information on the MPEG-2 TS format specification, when an MMT format is converted to an MPEG-2 TS format. In a process for converting MMT format data to MPEG-2 TS fo...  
WO/2018/071107A1
Apparatuses, systems, and methods are disclosed for accessing non-volatile memory 122. A bit line 302 is coupled to storage cells for a non-volatile memory element 123. A sense amplifier 306 is coupled to a bit line 302. A sense amplifie...  
WO/2018/068638A1
Provided are a solid-state storage device and a temperature and power consumption control method therefor. The control method for the solid-state storage device comprises the following steps: in response to a present operation accessing ...  
WO/2018/069359A1
The invention relates to a capacitive matrix arrangement that comprises an active medium, which is arranged in a layer between word lines and bit lines whose crossing points have capacitor cells, selectable by actuation of the word lines...  
WO/2018/069218A1
The invention relates to a television broadcast system comprising a number of television cameras (C1, C2); at least one production unit (12) which is configured to generate a series of production images from the camera images of the numb...  
WO/2018/071101A1
Methods, systems, and devices for operating a ferroelectric memory cell or cells and, more particularly, a temperature update for a memory device are described. A memory array may be operated according to a timing cycle that includes a f...  
WO/2018/071100A1
Systems and method are directed to a Universal Flash Storage (UFS) host capable of interfacing one or more UFS devices. The UFS host includes a plurality of mobile- physical-layers (M-PHYs) for supporting one or more lanes of traffic bet...  
WO/2018/070743A1
Disclosed is a security device for preventing leakage of data information in a solid-state drive. The present invention provides a security device for preventing leakage of data information in a solid-state drive (SSD) that is used up an...  
WO/2018/067855A4
Methods and apparatus are disclosed for operating a memory cell formed from the plurality of coupled Josephson junctions. The memory cell is configured such that applying an electrical signal to the junctions can cause at least one, but ...  
WO/2018/067168A1
In some examples, a hybrid memory device includes multiple memory cells, where a given memory cell of the multiple memory cells includes a volatile memory element having a plurality of layers including electrically conductive layers and ...  
WO/2018/067904A1
Systems, methods, and software are disclosed herein having enhanced modular carrier form factors. In an implementation, a network card apparatus comprises a network card assembly. The network card assembly comprises a network interface c...  
WO/2018/068061A1
A vertical thyristor memory cell array with each of the thyristor memory cells connected to bit and word lines, the bit lines are connected to the inputs of multiplexers which are connected to sense amplifiers, is adaptable to LPDDR4 req...  
WO/2018/067254A1
Memory systems that provide separate read and write address decoding to support simultaneous memory read and write operations are disclosed. Separating read and write address decoding can avoid circuit conflicts for a simultaneous memory...  
WO/2018/065664A1
A method comprises providing an audio file comprising two or more discrete tracks;separating the two or more discrete tracks; setting a limit on an amount at least one of the two or more discrete tracks may be altered; and outputting the...  
WO/2018/066742A1
Disclosed are an apparatus and a method for providing an image. The image provision apparatus according to one embodiment of the present invention comprises: an image storage unit for storing an image obtained through a camera; and a dis...  
WO/2018/067855A1
Methods and apparatus are disclosed for operating a memory cell formed from the plurality of coupled Josephson junctions. The memory cell is configured such that applying an electrical signal to the junctions can cause at least one, but ...  
WO/2018/067262A1
A non-volatile storage system includes a plurality of memory dies and an interface circuit. Each memory die includes a wide I/O interface electrically coupled to another wide I/O interface of another memory die of the plurality of memory...  
WO/2018/067415A1
A system and a corresponding method to manage image file storage are provided, the system including a memory device to store instructions and at least one processing device to execute the instructions stored in the memory device, to dete...  
WO/2018/063287A1
Substrates, assemblies, and techniques for enabling a resistive random access memory cell are disclosed herein. For example, in some embodiments, a device may include a top electrode, a modulated interfacial region, and a bottom electrod...  
WO/2018/062061A1
Provided is an editing method which enables an image reflecting the intentions of a creator or editor of the image to be displayed on a display device. The editing method includes: an acquisition step for acquiring a high quality image a...  
WO/2018/063677A1
Systems, apparatuses and methods may provide for initiating an erase of a block of non-volatile memory in response to an erase command, wherein the block includes a plurality of sub-blocks. Additionally, a failure of the erase with respe...  
WO/2018/063589A1
Circuits, systems, and methods for double-polarity reading of double-polarity stored data information are described. In one embodiment, a method involves applying a first voltage with a first polarity to a plurality of the memory cells. ...  
WO/2018/063681A1
A predetermined pattern of bits is written to a non-volatile memory device prior to powering down the non-volatile memory device. A plurality of voltages are applied to the non-volatile memory device to determine which voltage of the plu...  
WO/2018/063935A1
Dynamic redundancy registers for use with a device are disclosed. The dynamic redundancy registers allow a memory bank of the device to be operated with high write error rate (WER). A first level redundancy register (e1 register) is coup...  
WO/2018/063265A1
Substrates, assemblies, and techniques for enabling a dual pedestal for resistive random access memory are disclosed herein. For example, in some embodiments, a device may include a substrate, wherein the substrate includes a fill metal,...  
WO/2018/061686A1
To minimize reductions in reading accuracy and writing accuracy caused by an increase in gaps between components. A card reader 1 carries out a reading operation for reading magnetic data by scanning the magnetic data in a first directio...  
WO/2018/059075A1
Disclosed are a shift register unit, a driving method, a gate driving circuit and a display apparatus. The shift register unit comprises: a first clock control circuit (10), a second clock control circuit (20), an output control circuit ...  
WO/2018/064421A1
Electronic devices and methods including a printed circuit board configured to accept CPUs and memory modules are described. One apparatus includes a printed circuit board that includes a first row of elements including a first CPU posit...  
WO/2018/063159A1
The present disclosure relates to the fabrication of spin transfer torque memory devices, wherein a magnetic tunnel junction of the spin transfer torque memory device is formed with Heusler alloys as the fixed and free magnetic layers an...  
WO/2018/061994A1
A peak detection unit 142 in a card reader 10 is provided with: a determination unit 1421 which determines whether the current digital value from an AD converter 141 has changed from the previous digital value; a holding unit 1422 which ...  
WO/2018/064414A1
A method for preventing over-programming of resistive random access (ReRAM) based memory cells in a ReRAM memory array includes applying a programming voltage in a programming circuit path including a ReRAM memory cell to be programmed, ...  
WO/2018/063974A1
Dynamic redundancy registers for use with a device are disclosed. The dynamic redundancy registers allow a memory bank of the device to be operated with high write error rate (WER). A first level redundancy register (el register) is coup...  
WO/2018/059159A1
A shift register unit, a driving method, a gate driving circuit and a display apparatus. The shift register unit comprises: a clock control circuit (10), an output control circuit (20) and an output circuit (30). The shift register unit ...  
WO/2018/061405A1
The purpose of the present invention is to suppress damage to a substrate and improve a substrate processing efficiency. In order to achieve the purpose, a substrate processing apparatus is provided with: a processing tank that accommoda...  
WO/2018/062478A1
An objective of the present invention is to provide a magnetic powder for which the particle size distribution of epsilon-type iron oxide particles is narrow. Another objective of the present invention is to provide a magnetic powder sui...  
WO/2018/064424A1
Electronic devices and methods including a printed circuit board configured to accept CPUs and memory modules are described. One apparatus includes a printed circuit board (PCB) that includes a printed circuit board defining a length and...  
WO/2018/062000A1
A card reader of the present invention comprises: an encrypting magnetic head 6 which encrypts a magnetic signal that is read from a card; and a main control unit which controls the entire device including the encrypting magnetic head 6....  
WO/2018/063861A1
Dynamic redundancy registers for use with a device are disclosed. The dynamic redundancy registers allow a memory bank of the device to be operated with high write error rate (WER). A first level redundancy register (el register) is coup...  
WO/2018/061710A1
The purpose of the present invention is to provide a magnetoresistive effect element (10) having a larger magnetoresistive effect. A magnetoresistive effect element according to the present invention comprises a substrate (11), a first f...  
WO/2018/063093A1
According to embodiments of the present invention, a memory device is provided. The memory device includes an electrochemical metallization memory (ECM) cell and a valence change memory (VCM) cell arranged one over the other. According t...  
WO/2018/063209A1
Substrates, assemblies, and techniques for enabling a resistive random access memory cell are disclosed herein. For example, in some embodiments, a device may include a source, where the source includes a source junction, a gate, and a d...  
WO/2018/063697A1
Memory refresh includes timing offsets for different memory devices, to initiate refresh of different memory devices at different times. A memory controller sends a refresh command to cause refresh of multiple memory devices. In response...  
WO/2018/063901A1
In one embodiment, an apparatus comprises a storage device comprising a NAND flash memory array, the storage device to program, during a first programming pass, a plurality of cells of a first wordline of the NAND flash memory array to s...  
WO/2018/063446A1
A ReRAM cell array has rows and columns and includes first and second complementary bit lines for each row, a first, second and third word lines for each column and a source bit line for each row. A ReRAM cell at each row and column incl...  
WO/2018/061377A1
A playback device provided with: an optical system for dividing a cross-section of superimposed light into a plurality of regions in the tangential direction and/or the radial direction, using the plurality of superimposed light correspo...  
WO/2018/061995A1
A card reader 10 is provided with a peak detection unit 142 which detects a peak point of a reproduction signal from a digital signal in accordance with a threshold value, i.e. a determination level which is made to track the output of a...  
WO/2018/058331A1
The present invention relates to a method and apparatus for controlling volume, wherein same are used to realize automatic volume control, so that the output volume can make a user feel more comfortable. The method comprises: monitoring ...  

Matches 351 - 400 out of 855,252