| Document |
Document Title |
|
JPH0445307Y2 |
|
|
JPH0466132B2 |
|
|
JPH04299614A |
PURPOSE: To reduce noise due to state transition of an FF by devising the bit state to be transited only by a 2-bit Johonson count at maximum in the case of counting the counter. CONSTITUTION: Two-bit Johonson counters 1, 2 are connected...
|
|
JPH0466131B2 |
|
|
JPH04294412A |
PURPOSE: To offer a counter circuit having a function characteristic smoothing a counter output by small circuit structure. CONSTITUTION: A variable frequency dividing circuit 20 divides the frequency of an input pulse CK based upon a fr...
|
|
JPH04293315A |
PURPOSE: To suppress the increase in a circuit scale due to the increase in a bit number of an m-any binary counter, to prevent the appearance of a non- definition state to the output of the m-ary binary counter with simple circuit confi...
|
|
JPH04288726A |
PURPOSE: To output various timing clocks having different frequency dividing ratios based on a master clock without providing a lot of frequency divider circuits. CONSTITUTION: This frequency divider is composed of a ring counter 1 to sh...
|
|
JPH04287420A |
PURPOSE: To easily form the odd number frequency divider circuit by providing a 1st counter circuit, a 2nd counter circuit and a logic circuit so as to attain odd number frequency division without use of a multiplier. CONSTITUTION: The c...
|
|
JPH04287520A |
PURPOSE: To attain a waveform output whose duty ratio is very close to 50% from one circuit with respect to the circuit outputting a 1/N frequency division waveform obtained from the counter as a waveform whose duty ratio is very close t...
|
|
JPH04281617A |
PURPOSE: To obtain clocks of three kinds of sampling frequencies, 32, 44.1, 48kHz used for a digital audio equipment and clocks whose frequencles are a multiple of 256 of them by frequency-dividing variably the oscillation output of one ...
|
|
JPH0462616B2 |
|
|
JPH04278722A |
PURPOSE: To miniaturize a package by supplying an internal signal to a terminal A of a flip flop TFF 5 in the last stage to eliminate a need of an external terminal for the terminal A and reducing the number of input terminals for invert...
|
|
JPH04276919A |
PURPOSE: To quicken the operating speed without provision of a buffer circuit to a connection wire interconnecting the counter circuit with respect to the serial ring counter formed in a semiconductor integrated circuit. CONSTITUTION: Ea...
|
|
JPH04276920A |
PURPOSE: To improve the accumulated error ER by selectively executing frequency division of plural kinds and switching a frequency division ratio so that an accumulated error is decreased. CONSTITUTION: An adder/subtractor 19 detects an ...
|
|
JPH04275719A |
PURPOSE: To obtain a method for dividing the frequency of an AC voltage by a non-integer frequency dividing factor by selecting two period groups so that a specific relation can be established between the generating periods of the period...
|
|
JPH04274616A |
PURPOSE: To realize the CMOS variable frequency divider circuit with excellent operation stability and high speed operation at a GHz band even at a power supply voltage of nearly 1.5V by employing a complementary signal input output FF f...
|
|
JPH0441607Y2 |
|
|
JPH04261219A |
PURPOSE: To obtain a frequency divider with a characteristic adaptable to an operating band by connecting a VCS impression terminal to an external terminal whose voltage is controlled externally. CONSTITUTION: A VCS application terminal ...
|
|
JPH04260218A |
PURPOSE: To arbitrarily set a frequency division umber N and to easily change the value N by using normal T flip flops TFF. CONSTITUTION: A programmable logic array(PLA) where the required frequency division number N is set as binary dat...
|
|
JPH04258023A |
PURPOSE: To obtain a counter for counting an input pulse, and for easily supplying the integral squares of 2 or the integral squares of 2 the half of a counted pulse at the time of each output pulse. CONSTITUTION: A counter/divider for d...
|
|
JPH04255110A |
PURPOSE: To prevent malfunction of 1/10, 1/11 frequency division by providing two NOR circuits, three D flip-flop circuits and one T flip-flop circuit to the semiconductor integrated circuit and applying an input signal to be fetched to ...
|
|
JPH0457130B2 |
|
|
JPH0456492B2 |
|
|
JPH04249425A |
PURPOSE: To divide the frequency of an input signal into one over an odd number to output. CONSTITUTION: A variable point detecting circuit 2 detects a rise and fill of an input signal 1, and a frequency multiplying signal b having a fre...
|
|
JPH04248714A |
PURPOSE: To improve the uniformity of a pulse interval in a frequency-divided output signal by simplifying the circuit configuration of a frequency generator. CONSTITUTION: This controllable frequency generator is provided with a pulse s...
|
|
JPH04246915A |
PURPOSE: To avoid the generation of a hazard, to obtain the reset signal having a sufficient time interval, and to ensure the stable operation of a latter step circuit, in a reset type modulo N-ary counter circuit. CONSTITUTION: When the...
|
|
JPH04245314A |
PURPOSE: To control the rise/fall timing, etc., of a system clock signal with a reset signal, to facilitate the matching of the circuit with a test device and shorten a test time, and to simplify the hardware and software of the test dev...
|
|
JPH04242320A |
PURPOSE: To offer a frequency divider operating stably even against dispersion in a DC characteristic of each element by stabilizing the drain potential of each transfer gate FET via a high resistance bias circuit. CONSTITUTION: The freq...
|
|
JPH04241518A |
PURPOSE: To facilitate a stable operation with a single power source against the dispersion of circuit elements by constituting the frequency divider of a GaAs shottchy barrier field effect transistor used as a fundamental element. CONST...
|
|
JPH04240919A |
PURPOSE: To divide the frequency of a clock signal in a duty ratio of 1:1 in the case of odd numbered frequency division. CONSTITUTION: The frequency dividing circuit is provided with a counter 1 counting a clock signal CLK, a 1st decode...
|
|
JPH04239887A |
PURPOSE: To reduce wale streak-shaped noise generated at the left end of a screen when a video is outputted by using a video camera, etc., on. CONSTITUTION: A first counting circuit 103 consists of a first counting part 101 and a second ...
|
|
JPH04239222A |
PURPOSE: To attain high speed operation and low-power consumption, in the variable frequency divider circuit suitable for integrated circuit. CONSTITUTION: The circuit is provided with plural flip-flop circuits 14, 15, and 17 generating ...
|
|
JPH04239819A |
PURPOSE: To count plural bits at a high speed. CONSTITUTION: First and second synchronous counter circuits 10a, 10b adopt circuit configuration similar to that of conventional counters and a bit number handled by the synchronous counters...
|
|
JPH0453326B2 |
|
|
JPH0453455B2 |
|
|
JPH0453127B2 |
|
|
JPH04235414A |
PURPOSE: To prevent the faults occurred in the circuit performing the voltage impression operations, etc., for each output of the clock of the prescribed frequency by conventionally countering +1 extra clocks when this counter is reset b...
|
|
JPH04235413A |
PURPOSE: To accurately construct N-ary counter (2N-1
|
|
JPH04234223A |
PURPOSE: To suppress power deviation and to speed up the operation by changing the state of a retimer, and after turning a timer to a usable state by a counter and receiving an input signal of one period, outputting the divided frequency...
|
|
JPH04233329A |
PURPOSE: To continue the operation by inhibiting loading of an initial value to a counter by a self-loading signal when an external synchronizing signal generates a bit slip on a time base, and loading the initial value by only the exter...
|
|
JPH04233328A |
PURPOSE: To execute high speed counting irrespective of the number of digits by using the signed digit number so that propagation of carry is not generated and executing the count, with regard to the counter which is used by integrating ...
|
|
JPH04229721A |
PURPOSE: To add a digital signal, which is given to an input end of a contour, to the output signal of the counter as an signal indicating another binary digit to use it additionally. CONSTITUTION: A digital signal S having 1:1 duty rati...
|
|
JPH04227329A |
PURPOSE: To realize the simple and inexpensive binary counter. CONSTITUTION: When the up-count mode is commanded by an up/down control signal, a binary data stored in each of flip-flops 3a-3n is converted into 1's complement and then con...
|
|
JPH04223618A |
PURPOSE: To remove the noise of a counting circuit, which affects a video signal by a low pass filter at a later stage. CONSTITUTION: A semiconductor device incorporates the counting circuit used as a frequency divider in a horizontal di...
|
|
JPH04222467A |
PURPOSE: To provide a clock signal frequency control method for output frequency control of an electronic inverter and its circuit. CONSTITUTION: According to the method of the present invention, a clock signal comprising voltage pulses ...
|
|
JPH0449291B2 |
A circuit for maintaining the potential of a node (ND) of a MOS dynamic circuit (1) includes a repetitive charging circuit (4) which comprises a circuit (41, 42, 45) to supply a charging current to the node from a point the potential of ...
|
|
JPH04212521A |
PURPOSE: To reduce circuit scale by constituting a shift register by using latch circuits. CONSTITUTION: The shift register is provided to input a clock CLK while serially connecting the off-number steps, for example, the four steps of l...
|
|
JPH04207524A |
PURPOSE: To facilitate digital IC processing and miniaturization with less jitter by providing a reference clock generating circuit, a switch circuit, a frequency divider circuit, a counter circuit and a preset data output circuit on the...
|
|
JPH0445857B2 |
A 32-bit adder utilizes an optimal partitioning scheme for improving the 32-bit carry look-ahead. Instead of relying on the powers-of-four partitioning scheme used in prior art adders, the inventive technique uses "double generate" and "...
|
|
JPH04195999A |
PURPOSE: To attain a high-speed operation with less number of active elements by cascade-connecting plural stages of a state-maintaining circuits and inputting clock signals in the other plural ends of the input terminals of each state- ...
|
