| Document |
Document Title |
|
JPH0548435A |
PURPOSE: To provide the frequency divider circuit applying (2n+1)/2 to a frequency of a master clock with respect to the frequency divider circuit generating a clock resulting from frequency-dividing the frequency of the master clock. CO...
|
|
JPH0548433A |
PURPOSE: To obtain a frequency division signal whose jitter is reduced by branching and fetching an input signal inputted to a 1st stage of a frequency divider means as a timing pulse and outputting a frequency division signal outputted ...
|
|
JPH0548437A |
PURPOSE: To realize a small change in a frequency of an output pulse train in a 1/N frequency divider circuit without much increase in the repeating frequency of the input pulse train and much increase in a frequency division setting val...
|
|
JPH0548434A |
PURPOSE: To increase the operating speed sufficiently by controlling a power supply current of a differential amplifier circuit with a clock signal in place of controlling the differential amplifier circuit with a transfer gate. CONSTITU...
|
|
JPH0548439A |
PURPOSE: To allow the counter to count up surely at an upper limit setting value or a lower limit setting value and to revise the setting value within the limits so as not to cause any hindrance even when the setting value in operation i...
|
|
JPH0548438A |
PURPOSE: To prevent malfunction when 0 is given as a frequency division repetitive number data by detecting it that repeating frequency division number is zero at an OR gate, stopping an output of a counter deciding a frequency division ...
|
|
JPH0512888B2 |
|
|
JPH0541660A |
PURPOSE: To prevent unnecessary from flowing by constructing a T-FF following on the T-FF on the input by means of an FET with the gate length longer than the FET constituting the input terminal. side T-FF. CONSTITUTION: T-type flip-flop...
|
|
JPH0537361A |
PURPOSE: To operate by a clock frequency faster than the maximum clock frequency by which a conventional synchronous counter can be operated. CONSTITUTION: A counter part 1 executes count-up by a clock signal (a) and outputs a counter va...
|
|
JPH0510108B2 |
A digital circuit requiring minimum power for accurately and reliably measuring the average pulse rate of a periodic signal. The circuit includes a plurality of flip-flop stages adapted to be configured by control gates either as a binar...
|
|
JPH0529924A |
PURPOSE: To obtain an output signal having a duty ratio equal to that of an input signal by dividing the frequency of the input signal to 1/9. CONSTITUTION: D flip-flops 11, 12, 13 use respectively an input signal as their drive source a...
|
|
JPH0529925A |
PURPOSE: To obtain an output signal having a duty ratio equal to that of an input signal by dividing the frequency of the input signal to 1/11. CONSTITUTION: D flip-flops 11, 12, 13 form a shift register A and use an input signal (a) as ...
|
|
JPH058887B2 |
|
|
JPH0522121A |
PURPOSE: To obtain the frequency divider without being affected by the frequency and duty factor of a signal to be frequency divided. CONSTITUTION: A shift register 14 is composed by connecting D flip-flops 1a-5a (only the output of the ...
|
|
JPH0522122A |
PURPOSE: To reduce signal delay time by half. CONSTITUTION: Two D flip-flops 1A and 1B are provided to be driven by one clock signal CLK. A positive output Q of the preceding step flip-flop 1A is connected to a D input of the rear step f...
|
|
JPH05500439A |
An apparatus is described for the dual modulus prescaling of a high frequency signal. The apparatus comprises a dual modulus divider, second divider, synchronization circuit for providing a first modulus control signal to the dual modulu...
|
|
JPH0514186A |
PURPOSE: To realize the pulse width modulation circuit in which no exclusive logic circuit is required, the logic on an integrated circuit is decreased and large general-purpose application is attained. CONSTITUTION: This circuit is prov...
|
|
JPH0514185A |
PURPOSE: To form a clock signal with less phase shift and amplitude fluctuation with simple and small constitution by generating the clock signal through a pulse subtracter and a dividing unit, which are controlled by an accumulation mea...
|
|
JPH053770B2 |
|
|
JPH052946B2 |
|
|
JPH052016B2 |
|
|
JPH053432A |
PURPOSE: To prevent deterioration in the frequency accuracy is caused when a frequency division ratio is lowered by forming the oscillator with two sub programmable counters. CONSTITUTION: Two sub programmable counters CT2, CT3 sharing a...
|
|
JPH05893B2 |
|
|
JPH04373311A |
PURPOSE: To divide the frequency of an input signal, to convert the signal to an output signal having a 1/7 frequency and to generate the output signal with a 1:1 duty ratio. CONSTITUTION: An inverter 31 inverts the input signal and defi...
|
|
JPH04368019A |
PURPOSE: To obtain a frequency dividing output of (2n+1)/2 from a source oscillating frequency with simple circuit constitution. CONSTITUTION: This circuit consists of flip-flop circuits FF1-FF4 and an exclusive NOR circuit XNOR, etc. Th...
|
|
JPH04365221A |
PURPOSE: To compose the frequency divider circuit of a logic circuit only and to make it into an integrated circuit by synthesizing the outputs of counter circuits to be operated with inverse phases each other. CONSTITUTION: A counter ci...
|
|
JPH04361426A |
PURPOSE: To reduce the occupied area on a chip, to reduce power consumption and to improve the operating speed by forming a state transition circuit through the use of a latch circuit having nearly a half number of D flip-flops or over. ...
|
|
JPH04355515A |
PURPOSE: To frequency-divide an input signal to convert it to an output signal whose frequency is 1/5 of the frequency of the input signal and to generate the output signal whose duty factor is 1: 1. CONSTITUTION: An inverter 41 inverts ...
|
|
JPH0476531B2 |
PURPOSE:To facilitate circuit integration by deciding physically a pulse width and a pulse interval depending on the relative quantity between voltages of two voltage comparison inputs and a voltage from a reference voltage generating ci...
|
|
JPH04346517A |
PURPOSE: To attain a high speed operation of a counting device by preventing a reset circuit which sets an operation code from limiting the operating speed. CONSTITUTION: A reset circuit which sets an operation code of a counting device ...
|
|
JPH04344711A |
PURPOSE: To realize the frequency divider able to reduce the test time by providing the mode to output an input clock as it is so as to avoid frequency division. CONSTITUTION: The frequency divider consists of basic blocks connected in c...
|
|
JPH04131046U |
|
|
JPH0475690B2 |
PURPOSE:To relieve the load imposed on a CPU and the software by setting a data corresponding to the amount of frequency change and the direction of change to a resistor so as to allow a desired sweep oscillation to be executed by the ha...
|
|
JPH0450664Y2 |
|
|
JPH0474898B2 |
PCT No. PCT/JP83/00093 Sec. 371 Date Nov. 29, 1983 Sec. 102(e) Date Nov. 29, 1983 PCT Filed Mar. 28, 1983 PCT Pub. No. WO83/03502 PCT Pub. Date Oct. 13, 1983.When the frequency dividing ratio of a programmable divider in a phase locked l...
|
|
JPH04341012A |
PURPOSE: To easily the shift to the high frequency side of a frequency range by inputting the output of a variable frequency division operating means to the input of a 2nd logic circuit being a fixed frequency dividing circuit and using ...
|
|
JPH0473752B2 |
|
|
JPH0473889B2 |
PURPOSE:To generate a pulse with a duty factor of around 50% with a minimum number of shifting stages, by providing a gate means which pulls in the pulse of each stage of a prescribed shift means and generates a prescribed pulse by apply...
|
|
JPH04334124A |
PURPOSE: To save number of external terminals for switching and to make a package small sized by forming a changeover circuit in the inside of the integrated circuit. CONSTITUTION: First and 2nd bias circuits 2, 3 are provided in the ins...
|
|
JPH04326623A |
PURPOSE: To set a count period with a small scale circuit by dividing binary counters into 1/M blocks and resetting the counters with combinations of several kinds of standard blocks deciding the reset condition of the counters for each ...
|
|
JPH04318708A |
PURPOSE: To improve the count accuracy of a counter by outputting a carry output of the counter for a passing suppression time of an external load signal so as to attain periodic loading to the counter with an asynchronizing signal. CONS...
|
|
JPH04312016A |
PURPOSE: To realize the adjustment of the frequency dividing ratios of plural input clock signals and the duty ratio of an output clock signal through the use of the frequency divider circuit of one set portion. CONSTITUTION: A counter 1...
|
|
JPH04307808A |
PURPOSE: To improve the highest operating frequency without increase in power consumption by adding an induction reactance element in series to a load resistor. CONSTITUTION: Resistors R1, R2 are connected respectively to an in-chip powe...
|
|
JPH0467811B2 |
A programmable delay generator is based upon an asynchronous or ripple counter (10) the stages (11,12,13,14) of which change state at definably different times. A full terminal count is decoded (18) including the condition of a lowest or...
|
|
JPH0467810B2 |
|
|
JPH04306018A |
PURPOSE: To count clocks at a high speed after a data is inputted. CONSTITUTION: A shift register SR is in feedback connection and a data at an 8-th shift register 3H is given to a 5-bit counter 4 as a count object. A data to the shift r...
|
|
JPH0467374B2 |
|
|
JPH04302527A |
PURPOSE: To offer the counting circuit which can decrease the necessary number of flip-flops. CONSTITUTION: Four D type flip-flops 1-4 are cascaded in stages so as to count 10 pulses of a specific clock signal CLK. Respective inverted ou...
|
|
JPH0445306Y2 |
|
|
JPH04302528A |
PURPOSE: To obtain the semiconductor integrated circuit consisting of a prescaler which has a large delay margin at the time of frequency dividing operation switching. CONSTITUTION: This semiconductor integrated circuit is equipped with ...
|
